

# Stable Low-Recombination n-Si/TiO<sub>2</sub> Hole-blocking Interface and Its Effect on Silicon Heterojunction Photovoltaics

Janam Jhaveri<sup>1,2</sup>, Sushobhan Avasthi<sup>1</sup>, Ken Nagamatsu<sup>1,2</sup> and James C. Sturm<sup>1,2</sup>

<sup>1</sup>Princeton Institute for the Science and Technology of Materials (PRISM), Princeton, NJ, 08544, USA

<sup>2</sup>Department of Electrical Engineering, Princeton, NJ, 08544, USA

**Abstract** — TiO<sub>2</sub> deposited on (100) crystalline silicon at near room temperature results in a hole-blocking, electron-transparent heterojunction. In this paper, we show that this interface can have a minority carrier recombination velocity on the order of 100 cm/s, which is stable for over 5 months in air. Second, we model the effect of such interfaces to replace the diffused n<sup>+</sup>/n (back surface field) layer at the cathode of p<sup>+</sup>/n and double heterojunction crystalline silicon solar cells. Simulations show that using TiO<sub>2</sub>/n-Si with the measured values of interface recombination velocity as a replacement for the n<sup>+</sup>/n diffusion at the cathode contact would yield power conversion efficiencies greater than 23%.

**Index Terms** — titanium oxide, heterojunction, photovoltaic cells, silicon,

## I. INTRODUCTION

Recently, titanium dioxide (TiO<sub>2</sub>) deposited on crystalline (100) silicon has been shown to form a hole-blocking, electron-transparent interface [1]. This is due to the small conduction band offset ( $\Delta E_c$ ), which allows electrons to pass through the TiO<sub>2</sub> and the large valence band offset ( $\Delta E_v$ ), which results in holes being blocked (Fig. 1) [2]. In this paper, we examine the TiO<sub>2</sub>/n-Si interface, specifically focusing on the recombination of minority carriers at the interface, with a goal of using the interface to replace the conventional n<sup>+</sup>/n backside diffusion in silicon photovoltaics [3]. We first examine the stability of annealed TiO<sub>2</sub>/n-Si in terms of  $s$ , the interface recombination velocity. Second, we model the effect of  $s$  on the power conversion efficiency for both conventional p<sup>+</sup>/n-silicon solar cells and double heterojunction crystalline silicon solar cells without a p-n junction.




Fig. 1. Conduction and valence band offsets of n-Si/TiO<sub>2</sub> interface

## II. INTERFACE QUALITY

Metal in direct contact with n-type Si serves as a recombination site for minority carriers (holes). Holes in principle could be blocked from this metal contact by an n-Si/TiO<sub>2</sub> interface (Fig. 1). However defects at the n-Si/TiO<sub>2</sub> interface can themselves facilitate recombination of minority carriers, which can negate the hole-blocking properties of the n-Si/TiO<sub>2</sub> interface. The recombination rate ( $R_{int}$ ) is given by:

$$R_{int} = p_s \cdot s \quad (1)$$

where  $p_s$  is the surface minority carrier density assuming no band bending. The interface recombination velocity (cm/s) is represented by  $s$ . The recombination velocity is directly proportional to the number of interface defects as shown by (2).

$$s = N_{it} v_{th} \sigma_p \quad (2)$$

$N_{it}$  is the interface defect density,  $v_{th}$  is the thermal velocity of holes and  $\sigma_p$  is the capture cross section for holes.

## III. EXPERIMENTAL DETAILS

The interface recombination velocity can be calculated by measuring the effective lifetime as given by the following equations.

$$\frac{1}{\tau_{eff}} = \frac{1}{\tau_{bulk}} + \frac{S_{front}}{W} + \frac{S_{back}}{W} \quad (3)$$

where  $\tau_{eff}$  is the actual measured effective lifetime of the minority carriers,  $\tau_{bulk}$  is the lifetime associated with the bulk,  $S_{front}$  and  $S_{back}$  are the recombination velocities associated with the front and back interfaces.  $W$  is the width of the substrate. (3) is only valid if the minority carrier diffusion length is much longer than the substrate width.

Lifetimes were measured using the Quasi-steady State Photoconductance Decay (QSSPCD) [4] with 300- $\mu$ m thick  $2 \times 10^{15}/\text{cm}^3$  n-type Silicon FZ wafers, with bulk lifetimes larger than 1 ms. First, a high-quality thermal oxide was grown on both Si wafer surfaces at 1050 °C to passivate the surface. From the measured effective lifetime, a worst-case value (assuming an infinite  $\tau_{bulk}$  and no Auger recombination at low excitation densities) of  $s$  of 20 cm/s was extracted for




Fig. 2. (A) Lifetime versus minority carrier density (B) recombination velocity versus minority carrier density

both top and bottom Si/SiO<sub>2</sub> interfaces at an excess minority carrier density of  $5 \times 10^{15} \text{ cm}^{-3}$ . Then the oxide on the top was etched off and a native oxide was allowed to grow on the top surface. The effective lifetime was measured again. As expected from the high number of interface defects on the top surface, a low effective lifetime of  $10 \mu\text{s}$  was measured. Next, TiO<sub>2</sub> was deposited at room temperature and the lifetime was measured once more. The effective lifetime improved to  $40 \mu\text{s}$ . Assuming the bulk lifetime and the back side Si/SiO<sub>2</sub> interface did not change, an  $s$  of  $1900 \text{ cm/s}$  was extracted for the as-deposited Si/TiO<sub>2</sub> interface.

It has been demonstrated that annealing at low temperatures (below  $400^\circ\text{C}$ ) in N<sub>2</sub> ambient can improve the passivation at the n-Si/TiO<sub>2</sub> interface [5-6]. After annealing at  $250^\circ\text{C}$  for 2 minutes, the effective lifetime increased to  $340 \mu\text{s}$  at a minority carrier density of  $5 \times 10^{15} \text{ cm}^{-3}$  (Fig. 2), which corresponds to an  $s$  value of  $70 \text{ cm/s}$  for n-Si/TiO<sub>2</sub>.

For practical applications, stability of the interface is critical. Therefore, we exposed samples to air at room temperature. The interface recombination velocity increased to  $\sim 200 \text{ cm/s}$  after a few days and remained near this value for 150 days (Fig. 3). Assuming  $\sigma_p \sim 10^{-16} \text{ cm}^2$ , an  $s$  of  $200 \text{ cm/s}$  implies a defect density of  $\sim 2 \times 10^{11} \text{ cm}^{-2}$ , i.e. only 1 in 10,000 Si atoms is unpassivated. For reference, the best thermal SiO<sub>2</sub> passivated surfaces have a defect density of  $\sim 10^{10} \text{ cm}^{-2}$ .




Fig. 3. Recombination velocity versus time at  $5 \times 10^{15} \text{ cm}^{-3}$  minority carrier density

#### IV. DEVICE APPLICATION MODELLING

In high-quality p<sup>+</sup>/n junctions, dark current and thus  $V_{OC}$  are controlled by the hole current from p<sup>+</sup>-Si to the back side n-Si/metal contact. The standard practice is to perform a backside n<sup>+</sup> diffusion to create a barrier for holes and reduce dark current (Fig. 4A). Alternatively, to avoid high-temperature diffusion, one could replace the n<sup>+</sup>/n diffusion by a thin TiO<sub>2</sub> layer between the n-type Si and the back side metal contact (Fig. 4B). As mentioned earlier, the large valence band offset would block holes from reaching the contact, while the small conduction band offset would allow photocurrent electrons to travel from the silicon, through the TiO<sub>2</sub> to the cathode. However, as also pointed out earlier, in order to successfully replace the backside diffusion, the recombination velocity at the n-Si/TiO<sub>2</sub> interface is important.

We also note that recent work has shown that a p<sup>+</sup>/n junction can be replaced for PV purposes by an electron-blocking layer (EBL) heterojunction directly on n-type silicon, such as the organic semiconductor PEDOT on n-Si (Fig. 4C) [6]. In this structure, dark current is again dominated by minority carriers injected into n-type silicon, just as in the p<sup>+</sup>/n junction. In both structures, in low-level injection, hole density in the n-type silicon scales as  $1/N_D e^{qV/kT}$ . Thus the effect of  $s$  at the n-Si/TiO<sub>2</sub> back interface for both p<sup>+</sup> Si/n-Si/TiO<sub>2</sub>/cathode and the EBL/n-Si/TiO<sub>2</sub>/cathode structures should be the same.




Fig. 4. Structure and band-diagram showing hole-blocking at cathode for (A) conventional  $p^+$ -Si/n-Si/ $n^+$ -Si (B)  $p^+$ -Si/n-Si/TiO<sub>2</sub> (C) PEDOT/n-Si/TiO<sub>2</sub>

Simulations were performed to quantify the effect of  $s$  on power conversion efficiency for these structures. In Fig. 5A, the simulated IV curves are shown for 100  $\mu\text{m}$  thick substrates with  $N_D = 5 \times 10^{15}/\text{cm}^3$  and lifetimes of 1 ms under AM1.5 illumination assuming a perfect AR coating.

As the recombination velocity is increased from 0 cm/s (perfectly passivated) to 10,000 cm/s,  $V_{OC}$  is reduced by 0.15 V. A small decrease in  $J_{SC}$  (due to recombination of excited photocarriers at the back interface) is also observable as  $s$  increases. Fig. 5B shows the resulting effect on power conversion efficiency. The efficiency drops from over 24% for  $s = 10$  cm/s to less than 19% as  $s$  approaches 10,000 cm/s. To achieve a minimum power conversion efficiency of 20%, an  $s$  value of 1000 cm/s or less is desirable for the n-Si/TiO<sub>2</sub> interfaces. Our measured  $s$  values of 200 cm/s is consistent with a 23% efficiency. Note that lighter substrate doping

requires a lower  $s$ , whereas higher substrate doping makes the  $s$  less critical.




Fig. 5. (A) Simulated IV curves for different values of  $s$  at the n-Si/TiO<sub>2</sub> interface. (B) Corresponding power conversion efficiencies

## V. CONCLUSIONS

We show that TiO<sub>2</sub>/n-Si is a stable hole-blocking heterojunction, which could be used to replace the conventional  $n^+$ /n back surface field at the n-type contact in silicon photovoltaics. The interface recombination velocity at the TiO<sub>2</sub>/n-Si interface can be as low as 70 cm/s and still be as low as 200 cm/s in air for 150 days. This value would be consistent with a power conversion efficiency of 23% in a  $p^+$ -Si/n-Si/TiO<sub>2</sub> solar cell or an EBL/n-Si/TiO<sub>2</sub> double heterojunction silicon solar cell with substrate doping of  $5 \times 10^{15} \text{ cm}^{-3}$  and thickness of 100  $\mu\text{m}$ .

## ACKNOWLEDGEMENT

This work was primarily supported by the DOE Sunshot grant DE-EE0005315, along with the National Science

Foundation grants, CHE-0924104 and DMR-0819860 (Princeton Center for Complex Materials MRSEC Program).

#### REFERENCES

- [1] S. Avasthi, W. E. McClain, G. Man, A. Kahn, J. Schwartz, J. C. Sturm, "Hole-blocking titanium-oxide/silicon heterojunction and its application to photovoltaics," *Applied Physics Letters*, vol. **102**, pp. 203901, 2013.
- [2] G. Man, S. Avasthi, J. Jhaveri, W.E. McClain, J. Schwartz, J.C. Sturm and A. Kahn, "Chemical Composition and Electronic Structure of Titanium Dioxide / Silicon Heterojunctions," *MRS Fall Meeting*, 1-6 December 2013.
- [3] J. Mandelkorn and J.H. Lamneck, Jr., "Simplified fabrication of back surface electric field silicon cells and novel characteristics of such cells," *Photovoltaic Specialists Conference, 1972., Conference Record of the Ninth IEEE*, pp. 66., 2-5 May 1972
- [4] R. A. Sinton, A. Cuevas, M. Stuckings, "Quasi-steady-state photoconductance, a new method for solar cell material and device characterization," *Photovoltaic Specialists Conference, 1996., Conference Record of the Twenty Fifth IEEE*, pp.457-460, 13-17 May 1996.
- [5] J. Jhaveri, S. Avasthi, G. Man, W.E. McClain, K. Nagamatsu, A. Kahn, J. Schwartz, and J.C. Sturm, "Hole-blocking crystalline-silicon/titanium-oxide heterojunction with very low interface recombination velocity," *Photovoltaic Specialists Conference, 2013., Conference Record of the Thirty Ninth IEEE*, pp. 2923296, 17-21 June 2013
- [6] A.F. Thomson, K.R McIntosh, "Light-enhanced surface passivation of TiO<sub>2</sub>-coated silicon," *Progress in Photovoltaics: Research and Applications*, vol **20**, pp. 343-349, 2012
- [7] K. A. Nagamatsu, S. Avasthi, J. Jhaveri, J.C Sturm, "A 12% efficient silicon/PEDOT:PSS heterojunction solar cell fabricated at <100 °C," *Photovoltaics, IEEE Journal of*, vol.4, 260-264 (2014).