

# Complementary Metal–Oxide–Semiconductor Thin-Film Transistor Circuits From a High-Temperature Polycrystalline Silicon Process on Steel Foil Substrates

Ming Wu, *Member, IEEE*, Xiang-Zheng Bo, *Student Member, IEEE*, James C. Sturm, *Fellow, IEEE*, and Sigurd Wagner, *Fellow, IEEE*

**Abstract**—We fabricated CMOS circuits from polycrystalline silicon films on steel foil substrates at process temperatures up to 950 °C. The substrates were 0.2-mm thick steel foil coated with 0.5- $\mu\text{m}$  thick  $\text{SiO}_2$ . We employed silicon crystallization times ranging from 6 h (600 °C) to 20 s (950 °C). Thin-film transistors (TFTs) were made in either self-aligned or non-self-aligned geometries. The gate dielectric was  $\text{SiO}_2$  made by thermal oxidation or from deposited  $\text{SiO}_2$ . The field-effect mobilities reach 64  $\text{cm}^2/\text{Vs}$  for electrons and 22  $\text{cm}^2/\text{Vs}$  for holes. Complementary metal-oxide-silicon (CMOS) circuits were fabricated with self-aligned TFT geometries, and exhibit ring oscillator frequencies of 1 MHz. These results lay the groundwork for polycrystalline silicon circuitry on flexible substrates for large-area electronic backplanes.

**Index Terms**—Complementary metal-oxide-semiconductor devices (CMOS), thin-film circuits, thin-film transistors (TFTs).

## I. INTRODUCTION

INTEGRATING switching matrices with driver circuits is becoming more attractive for the backplanes of displays, sensor arrays, and of other large-area electronics applications [1], [2]. The currently dominant display backplane technology is based on hydrogenated amorphous silicon (a-Si:H) thin-film transistors (TFTs). It is difficult to use a-Si:H TFTs for driver circuits, because the electron mobility in a-Si:H is low and p-channel TFTs cannot be made [3]. Therefore, separate integrated circuit (IC) drivers are made externally and connected to the backplane in hybrid configurations. Integration of the backplane switching matrix with the drivers would reduce the display manufacturing cost and also the failures that arise from the large amount of external wiring. Fully polycrystalline silicon (polysilicon) [4], hybrid polysilicon/a-Si [5], and nanocrystalline silicon [6] are candidate materials for this integration.

Manuscript received February 25, 2002; revised August 28, 2002. This work was supported by DARPA's High-Definition Systems and Molecular Level Printing Programs. The review of this paper was arranged by Editor T. Skotnicki.

M. Wu was with the Department of Electrical Engineering, Princeton University, Princeton, NJ 08544 USA. He is now with Aegis Semiconductor, Inc., Woburn, MA 01801 USA (e-mail: mww@aegis-semi.com).

X.-Z. Bo, J. C. Sturm, and S. Wagner are with the Department of Electrical Engineering, Princeton University, Princeton, NJ 08544 USA (e-mail: wagner@princeton.edu).

Digital Object Identifier 10.1109/TED.2002.804702

Polysilicon films best suited for TFTs are made by crystallization of a-Si:H precursor films [3]. Crystallization techniques [7] include furnace annealing [8], rapid thermal annealing by lamp heating [9], and laser crystallization [5], [10]. Furnace annealing produces highly uniform polysilicon films over large areas, and is a proven batch process. Because the strain points of affordable substrate glasses lie about 600 °C, crystallization and further processing are restricted to temperatures at or below  $\sim 600$  °C, which requires crystallization and ion-implant annealing times as long as 20 h [11], [12]. Catalyzed crystallization can reduce this time to  $\sim 5$  h [13]–[15], which still is long when compared to the process step throughput of one plate per minute desired of the single-substrate cluster tools employed in the manufacture of active-matrix liquid-crystal displays. To find a fast and furnace-based crystallization process for large areas of low-cost substrates to enable the integration of driver circuits for active matrices has been the primary goal of our research [24]–[26].

a-Si:H TFTs have been successfully fabricated on stainless steel substrates at process temperatures up to 300 °C [16]. The melting points of steels lie about 1400 °C, close to the melting point of single crystal silicon of 1414 °C. This paper shows that integrated silicon/steel structures can be processed together to very high temperature as long as they are prevented by barrier layers from reacting with each other. The temperature for crystallizing the amorphous precursor film can be raised to raise the crystal nucleation rate and the crystal growth rate exponentially, so that the crystallization time is reduced dramatically [17]–[19]. In this way, we utilize the high-temperature tolerance of steel to develop a polysilicon-on-steel process that begins with the rapid furnace crystallization time of a-Si:H of minutes or seconds.

Another attractive feature of steel substrates is their flexibility and ruggedness. a-Si:H TFTs on sufficiently thin steel foil substrates can be bent to a radius of curvature as small as 1 mm without degradation of TFT performance [20], [21]. This is attractive for fabricating flexible displays and sensor arrays, and indeed organic light emitting diodes driven by a-Si:H TFTs on thin steel foil have been demonstrated [22]. We expect that TFT arrays on thin steel could eventually be processed in a roll-to-roll fashion in analogy to the existing manufacture of a-Si:H solar cells [23] on stainless steel foil. Of course, because steel is

opaque, it can be used for emissive and reflective, but not transmissive displays.

We crystallized polysilicon films on steel at temperatures ranging from 600 °C to 950 °C, with crystallization time ranging from  $\sim 6$  h at 650 °C to 20 s at 950 °C. To test mobility, we first made coplanar top-gate TFTs in a non-self-aligned geometry with a deposited source/drain, and then in a more conventional self-aligned geometry with ion-implanted source/drain. In some of our TFTs we grew the gate dielectric by the direct oxidation of the polysilicon (-on-steel) as is done in a conventional IC process. Using the self-aligned TFT process, we also made polysilicon complementary metal-oxide-semiconductor (CMOS) circuits on steel with CMOS inverters and ring oscillators.

## II. EXPERIMENTS

### A. Substrate Preparation

The 200- $\mu\text{m}$  thick foils of AISI grade 304 stainless steel (Fe/Cr/Ni 72/18/10 wt.%) were cleaned with acetone and methanol. To reduce the roughness of the steel foil surface, a 210-nm thick planarizing film of phosphorus-doped (0.5%) spin-on glass was applied to both sides and baked. Then, a 270-nm thick film of  $\text{SiO}_2$  was deposited on both sides by plasma-enhanced chemical vapor deposition (PECVD) at a substrate temperature of 250 °C. Substrates were then heated in a tube furnace from 450 °C to 800 °C and cooled to 600 °C, at a heating/cooling rate of 5 °C/min. Fig. 1 shows the scanning electron micrographs (SEMS) of (a) a bare AISI 304 steel surface and (b) the substrate surface coated with the  $\sim 0.5$   $\mu\text{m}$   $\text{SiO}_2$  layer and annealed. The  $\sim 0.5$ - $\mu\text{m}$  thick insulation layer reduced the RMS surface roughness from 5 nm for bare steel foil to  $< 2$  nm.

### B. Deposition and Crystallization of Hydrogenated Amorphous Silicon

After the insulation layer deposition and annealing described above, a 160-nm thick precursor film of a-Si:H was deposited by PECVD from pure silane at a substrate temperature of 150 °C. Based on previous work in our lab, the hydrogen content of these films is  $3 \times 10^{21}$  atoms/cm<sup>3</sup> [15]. Raising the crystallization temperature exponentially raises both the crystal nucleation rate and the crystal growth rate, so that the crystallization time is reduced dramatically. In TFT technology, 600 °C is the maximum process temperature imposed by the softening of glass substrates. Because the rate of nucleation has a higher activation energy than the rate of crystal growth [17]–[19], raising the crystallization temperature above 600 °C increases the number of nuclei, reduces their size, and reduces the field effect mobility [27]. However, above some temperature the rate of nucleation begins to drop because the size of the critical nucleus grows [17]. Somewhere above 850 °C the nucleation rate is expected to drop while the growth rate keeps rising [17], so that at still higher temperature the grain size and hence the field effect mobility are expected to rise again [28]. Koster [17] suggested that the grain size starts increasing around 850 °C, but Hatalis [28] used rapid thermal annealing to find that the minimum grain is




Fig. 1. SEM of (a) bare AISI 304 steel surface and (b) substrate surface after  $\sim 0.5$   $\mu\text{m}$   $\text{SiO}_2$  insulation layer.

obtained at  $\sim 1100$  °C. We explored crystallization temperature up to 950 °C.

1) *Low-Temperature Crystallization:* We first exposed the a-Si:H precursor film for 1 h to a hydrogen glow discharge to create seed nuclei and reduce the crystallization time [15]. These films then were crystallized at one of four different annealing temperature/time combinations: 1) 600 °C for 6 h; 2) 650 °C for 1 h; 3) 700 °C for 10 min; and 4) 750 °C for 2 min. These crystallization times were chosen assuming an activation energy of 2.7 eV for crystal growth in the a-Si:H precursor films after exposure to the hydrogen discharge for pre-seeding [15]. For crystallization, the a-Si:H film was first heated in the 400 °C zone of the furnace in nitrogen for 30 min and then was transferred in less than 3 s to the center zone set at the crystallization temperature. The completion of crystallization of all samples was confirmed by measuring *ex situ* the ultraviolet reflectance at  $\lambda = 276$  nm [8], [9].

2) *High-Temperature Crystallization:* The a-Si:H precursor films for crystallization at 950 °C were not hydrogen-plasma-treated. These films were heated in the 400 °C zone of the furnace for 30 min, transferred to the 950 °C zone and heated there for either 20 s or 20 min in nitrogen, and then cooled in the  $\sim 400$  °C zone. UV reflectance indicated complete crystallization. The mismatch in thermal expansion coefficients  $\alpha$  between the circuit materials ( $\alpha$  of fused quartz =  $0.6 \times 10^{-6}$  K<sup>-1</sup>,  $\alpha$  of silicon  $\cong 4 \times 10^{-6}$  K<sup>-1</sup>) and the steel substrate ( $\alpha =$




Fig. 2. Dark-field transmission electron micrograph of a 160-nm thick polycrystalline film made on a  $\text{SiO}_2/\text{steel}$  substrate by crystallization at  $950^\circ\text{C}/20\text{ s}$ . The grain size is  $\sim 0.5\ \mu\text{m}$ .

$18 \times 10^{-6}\ \text{K}^{-1}$ ) does not produce cracks or delamination, even though the range of process temperature is nearly  $1000^\circ\text{C}$  and the calculated compressive strain in the silicon layer may go as high as 1% when the sample is cooled to room temperature following crystallization at  $950^\circ\text{C}$ . Fig. 2 is a transmission electron micrograph of such a polysilicon film crystallized at  $950^\circ\text{C}/20\text{ s}$ . Its average grain size is  $\sim 0.5\ \mu\text{m}$ .

The dark conductivities  $\sigma$  of all polysilicon films were measured at room temperature to check for possible doping by contamination from the metal substrate. They lie at  $\sim 10^{-6}\ \text{S} \cdot \text{cm}^{-1}$ , i.e., not much above the conductivity of intrinsic polysilicon film prepared on glass substrates [29]. Fig. 3 shows the conductivities in function of temperature of a polysilicon film crystallized at  $600^\circ\text{C}$  and a PECVD a-Si:H film deposited at  $250^\circ\text{C}$  using a recipe optimized for a-Si:H TFTs (which is different from the deposition of a-Si:H for the TFTs of this paper). The thermal activation energies are 0.53 eV and 0.72 eV for polysilicon and a-Si:H films, respectively. The activation energy of 0.53 eV suggests that the Fermi level is pinned in midgap. This could occur if the films are completely free of dopants, or if the Fermi level is pinned by defects, possibly related to metal contamination in the polysilicon or at its interfaces. Further annealing (40 min) left the dark conductivity unchanged. Further data suggesting an absence of metal contamination will be described in Sections III-B and III-C.

### C. Thin-Film Transistor Fabrication

All transistors were made in the top-gate coplanar source/drain geometry. Initially a low-temperature device fabrication process (maximum of  $350^\circ\text{C}$ ) with deposited source and drain layers was used to gauge the quality of the polysilicon films directly after the recrystallization process, and the results were reported in previous paper [24]. Once the high-temperature capability of the polysilicon-on-steel had




Fig. 3. Conductivity in dark of polysilicon and a-Si:H films. The polysilicon film was formed by furnace crystallization at  $600^\circ\text{C}/6\text{ h}$ . For comparison, the a-Si:H film was grown by PECVD at  $250^\circ\text{C}$ .




Fig. 4. Schematic cross section of an n- or p-channel polysilicon transistor on steel substrate with ion-implanted source/drain. The transistor with thermal oxidation process has the same structure except that the gate dielectric is 51 nm dry  $\text{SiO}_2$ .

been ascertained, a self-aligned process with ion-implanted source and drain was used, requiring anneals over  $600^\circ\text{C}$ . Finally, the deposited gate  $\text{SiO}_2$  was replaced with a thermal  $\text{SiO}_2$ . In this paper, we will describe the self-aligned TFTs with the two gate oxides.

1) *High-Temperature Process—Self-Aligned Structure With Deposited Gate Oxide:* The precursor a-Si:H film was crystallized at  $950^\circ\text{C}$  for 20 s or 20 min, and the active area defined by reactive ion etching (RIE) (see Fig. 4). 150-nm gate  $\text{SiO}_2$  was deposited by PECVD at either  $250^\circ\text{C}$  or  $350^\circ\text{C}$ . 200-nm intrinsic a-Si:H was deposited by PECVD at  $270^\circ\text{C}$  and then patterned by RIE to form the eventual gate. Then the  $\text{SiO}_2$  layer was wet-etched to form the source and drain openings. For n/p-channel TFTs, the source and drain were implanted with phosphorus/boron at 50/35 keV and a dose of  $2 \times 10^{15}\ \text{cm}^{-2}$ . The implant damage was annealed and the gate silicon was crystallized by a 30-min furnace anneal at  $750^\circ\text{C}$ . Then the sample was immersed in a hydrogen glow discharge at  $350^\circ\text{C}$  for 1 h. A 200-nm  $\text{SiO}_2$  passivation layer was deposited by PECVD at  $250^\circ\text{C}$ , and source/drain and gate contact windows were opened by wet etch of the passivation  $\text{SiO}_2$ . Then, 300-nm Al was thermally evaporated and patterned to form the source/drain and gate electrodes. Finally, the TFTs were annealed in forming gas at  $250^\circ\text{C}$  for 15 min. The highest process temperature after crystallization was the  $750^\circ\text{C}$  post ion-implant anneal. Channel




Fig. 5. (a) Transfer characteristic of two self-aligned TFTs made of 950 °C/20 min polysilicon with 350 °C and 250 °C gate SiO<sub>2</sub>. (b) Mobility and OFF current versus channel length for TFTs with gate SiO<sub>2</sub> deposited at 250 °C and 350 °C.

lengths ranged from 10 μm to 1 μm. TFTs were also simultaneously fabricated with a ring geometry for the active channel, for films crystallized at 750 °C/2 min. With this geometry, effects of the edge of the channel could be avoided.

2) *Self-Aligned TFT With Thermal Gate Oxide*: The ability to crystallize device-grade films at 950 °C suggested that the gate dielectric might be grown by direct oxidation of the polysilicon films, instead of PECVD.

Polysilicon was formed by 950 °C/20 s crystallization and then individual TFT islands were defined by RIE. The polysilicon was oxidized in flowing dry O<sub>2</sub> for 40 min at 950 °C in a tube furnace. The oxidation was followed by a 20-min N<sub>2</sub> anneal at the same temperature, and then a 30-min N<sub>2</sub> anneal at ~ 500 °C. A lightly doped silicon wafer with [111] orientation was oxidized with the same process. The resulting oxide thickness on the [111] wafer was measured with a Dektak surface profiler and by ellipsometry to be 51 nm. We made TFTs with the same structure as illustrated in Fig. 4.

#### D. CMOS Polysilicon TFT Circuits on Steel

To explore the eventual feasibility of polysilicon driver circuits on flexible substrates, CMOS polysilicon circuits were fabricated on steel with a 6-mask process (polysilicon island, gate, n<sup>+</sup> implant, p<sup>+</sup> implant, contact via, metal) and tested. Following the substrate preparation, 150-nm a-Si:H was deposited by PECVD at 150 °C and crystallized at 750 °C/2 min to form the channel layer. No active-layer implant was used. 150-nm gate SiO<sub>2</sub> was deposited by PECVD at 350 °C. 200-nm intrinsic a-Si:H was deposited by PECVD at 270 °C and then patterned by RIE to form the eventual gate. Then the SiO<sub>2</sub> layer was wet-etched to form the source and drain openings. The n<sup>+</sup> and p<sup>+</sup> source/drain (and gate doping) were implanted separately with phosphorus (at 50 keV and a dose of 2 × 10<sup>15</sup> cm<sup>-2</sup>) and boron (at 35 keV and a dose of 2 × 10<sup>15</sup> cm<sup>-2</sup>) using ~ 1 μm AZ5214 photoresist as implant selection mask. The mask photoresist was carefully removed with trichloroethane, acetone and isopropanol after each implant, then the sample was cleaned first with an H<sub>2</sub>O<sub>2</sub> : H<sub>2</sub>SO<sub>4</sub> = 1 : 2 mixture and then in diluted 1:100 HF. The implant damage was annealed and the gate silicon was crystallized by a 30-min furnace anneal at 750 °C. Then, the sample was immersed in a hydrogen glow discharge at 350 °C for 1 h. A 200-nm SiO<sub>2</sub> passivation layer was de-




Fig. 6. Linear mobilities and absolute values threshold voltages of open-end n- and p-channel TFTs plotted versus channel length from 1 μm to 10 μm.

posited by PECVD at 250 °C, and source/drain and gate contact windows were opened by wet etch of the passivation SiO<sub>2</sub>. 300-nm Al was thermally evaporated and patterned to form the source/drain and gate electrodes. Finally, the TFTs were annealed in forming gas at 250 °C for 15 min.

### III. RESULTS AND ANALYSIS

All the TFTs on the flat and grounded steel foil were evaluated with a HP 4155 parameter analyzer. Transfer characteristic (drain current  $I_{DS}$  against gate source voltage  $V_{GS}$ ) and output characteristic (drain current  $I_{DS}$  against drain source voltage  $V_{DS}$ ) were used to derive the device performance and material properties. Drain current ON/OFF ratio is defined as the ratio of highest drain current (on current) to lowest drain current (off current) at  $V_{DS} = 10$  V. The dc characteristic of the CMOS inverters were evaluated with the same HP 4155 parameter analyzer, and the transient characteristics of the CMOS inverters and CMOS ring oscillators were evaluated with a Tektronix 3200 digital oscilloscope.

#### A. Self-Aligned TFT With Deposited Gate Oxide

Self-aligned TFTs were made of polysilicon crystallized at 950 °C/20 s or 950 °C/20 min using 250 °C or 350 °C gate oxide, or crystallized at 750 °C/2 min using 350 °C gate oxide. Effective channel length measurements (done for 950 °C/20 min annealing) showed that the effective channel




Fig. 7. Transfer characteristics of (a) conventional n- and p-channel TFTs and (b) n- and p-channel ring TFTs with closed gate.

length differed from the drawn channel length at most 0.25  $\mu\text{m}$ . For channel lengths of 5  $\mu\text{m}$ , the 950  $^{\circ}\text{C}$  TFTs have electron mobilities  $\mu_{e,lin}$  of  $6 \pm 0.6 \text{ cm}^2 \cdot \text{V}^{-1}\text{s}^{-1}$  and  $15 \pm 2.5 \text{ cm}^2 \cdot \text{V}^{-1}\text{s}^{-1}$  for 20 s or 20 min annealed polysilicon with 250  $^{\circ}\text{C}$  gate oxide, respectively. The higher  $\mu_{e,lin}$  of the 20-min-annealed polysilicon TFT may be the result of the reduction of grain boundary defects by high-temperature annealing. Fig. 5(a) compares the transfer characteristics of two TFTs made from 950  $^{\circ}\text{C}/20 \text{ min}$  polysilicon with 350  $^{\circ}\text{C}$  and 250  $^{\circ}\text{C}$  gate  $\text{SiO}_2$ . The uniformly high linear mobilities ( $> 30 \text{ cm}^2 \cdot \text{V}^{-1}\text{s}^{-1}$ ) of the TFTs with 350  $^{\circ}\text{C}$  gate  $\text{SiO}_2$  for all TFT channel lengths, shown in Fig. 5(b), point to the importance of the quality of the gate dielectric and of its interface with the channel material. The transistors made with 20-min annealed polysilicon have the same OFF current as the transistors made with 20-s annealed polysilicon. Excess metallic contamination (Fe, Cr) from steel would likely cause many midgap states and thus a large number of generation centers. Since longer annealing did not increase the leakage current, this data again shows that metallic contamination is not affecting the TFT performance.

One advantage of polysilicon over a-Si:H is its CMOS capability, since p-channel devices are fundamentally not available in a-Si:H technology. In preparation for making CMOS circuits, we fabricated p-channel polysilicon TFTs using the self-aligned structure described above. The polysilicon was formed by furnace crystallization of 150  $^{\circ}\text{C}$  a-Si:H at 950  $^{\circ}\text{C}/20 \text{ s}$  or 750  $^{\circ}\text{C}/2 \text{ min}$ . The 950  $^{\circ}\text{C}$  and 750  $^{\circ}\text{C}$  TFTs have hole linear mobilities of  $\mu_{lin} = 22 \pm 2 \text{ cm}^2 \cdot \text{V}^{-1}\text{s}^{-1}$  and  $14 \pm 1.6 \text{ cm}^2 \cdot \text{V}^{-1}\text{s}^{-1}$ , respectively. The threshold voltages  $V_{th}$  of both TFTs were negative,  $\sim -20 \text{ V}$ .

Fig. 6 contains a plot of the field effect mobility and the threshold voltage in function of channel length, which ranges from 1  $\mu\text{m}$  to 10  $\mu\text{m}$ , for p- and n-channel TFTs made with 750  $^{\circ}\text{C}/2 \text{ min}$  polysilicon and 350  $^{\circ}\text{C}$  gate oxide. The TFTs with channel lengths  $L \leq 2 \mu\text{m}$  shows substantially better performance than the TFTs with longer channels, in particular the n-channel devices. This result suggests that the grain size in 750  $^{\circ}\text{C}/2 \text{ min}$  polysilicon may be as large as 2  $\mu\text{m}$ , or that 1-h long post ion-implantation hydrogenation was not long enough for TFTs with channels  $\geq 2 \mu\text{m}$ . The earlier results on TFTs fabricated on silicon wafer substrates with channel length ranging




Fig. 8. DC output characteristic of CMOS inverter made with polysilicon TFTs on steel with channel width  $W = 60 \mu\text{m}$  and length  $L = 6 \mu\text{m}$ .

from 2  $\mu\text{m}$  to 14  $\mu\text{m}$  show similar trend: the channel mobility decreases as the channel length increases [30]. These results suggest that the transistor performance is correlated with grain size. Polysilicon TFTs have higher carrier mobility and lower threshold voltage when there are fewer grains along the channel [31]. The high values of  $V_{th}$ , especially for TFTs with long channels, may be a result of contamination caused by the need to process in a laboratory outside of our microelectronic clean room. Steel substrates are not allowed in this clean room.

### B. Self-Aligned TFT With Thermal Oxide

Taking advantage of the high-temperature capability of steel substrates that we had proven at this point, we explored the possibility of transferring standard IC fabrication techniques to polysilicon-on-steel process. This was the purpose of thermal oxidation of the polysilicon TFTs on steel to form  $\text{SiO}_2$  gate dielectric. The TFT fabrication process is described in Section II-C3. These transistors have a channel length of 5  $\mu\text{m}$ , and an average  $V_{th} = 8.5 \pm 0.8 \text{ V}$ ,  $\mu_{e,lin} = 27 \pm 2.2 \text{ cm}^2 \cdot \text{V}^{-1}\text{s}^{-1}$  and  $\mu_{e,sat} = 32 \pm 3.1 \text{ cm}^2 \cdot \text{V}^{-1}\text{s}^{-1}$ , and the OFF current  $I_{DS}$  is  $35 \pm 22 \text{ pA}$  per  $\mu\text{m}$  of channel width at  $V_{DS} = 10 \text{ V}$ . Note that even after 40 min at 950  $^{\circ}\text{C}$  during oxidation, the OFF current remains in the same order as that of the low-temperature TFTs, and of the self-aligned TFTs with 250  $^{\circ}\text{C}$  deposited gate oxide.




Fig. 9. (a) The top-view microscope picture of a CMOS inverter made on steel made with TFTs with  $W = 60 \mu\text{m}$  and  $L = 2 \mu\text{m}$ . (b) AC output signal of the CMOS polysilicon inverter operating at 1 MHz with power supply  $V_{DD} = 30 \text{ V}$ .




Fig. 10. (a) Output signal of a 5-stage ring oscillator made with CMOS polysilicon inverters on steel. TFTs have channel width  $W = 60 \mu\text{m}$  and length  $L = 4 \mu\text{m}$ . (b) Oscillation amplitude and frequency versus the power supply voltage.

### C. Effect of TFT Geometry

The edge leakage current was studied by comparing the electrical characteristics of the two types of TFTs fabricated with the self-aligned process: 1) a ring TFT, the drain of which is surrounded by the gate, which eliminates effects at the edge of the gate; and 2) a conventional TFT where the active gated channel includes the edge of the polysilicon island. Fig. 7 shows the transfer characteristics of (a) n- and p-channel ring TFTs and (b) conventional n- and p- channel TFTs, all on the same wafer. OFF currents of the ring TFTs are  $23 \text{ pA}/\mu\text{m}$  and  $1.2 \text{ pA}/\mu\text{m}$  for n- and p- channels, respectively, substantially lower than the OFF currents of open-ended TFTs, i.e.,  $500 \text{ pA}/\mu\text{m}$  and  $22 \text{ pA}/\mu\text{m}$  for n- and p- channels, respectively. This result shows that edge leakage contributes to the OFF current, and points to the need for careful surface passivation.

### D. CMOS Polysilicon TFT Circuit on Steel

Fig. 8 shows the dc output characteristics of a CMOS inverter made from polysilicon TFTs with channel width length  $L = 6 \mu\text{m}$  and  $W = 60 \mu\text{m}$ . Both the output voltage and the

power are plotted on a linear scale against the input voltage. This inverter has a full range swing from the power supply voltage  $V_{DD}$  to ground. The output voltage gain  $K$  is defined as  $\Delta V_{OUT}/\Delta V_{IN}$  at the threshold voltage. This inverter has a gain  $K$  of  $\sim 25$  at  $V_{DD} \geq 20 \text{ V}$ . The threshold voltage is not exactly half of  $V_{DD}$  due to the difference between the n- and p-channel TFT threshold voltages.

Fig. 9(a) is the optical micrograph of a CMOS inverter on steel, the ac output characteristics of which are plots in Fig. 9(b). The CMOS polysilicon inverter operates at 1 MHz with a power supply  $V_{DD} = 30 \text{ V}$  and an input signal peak-peak amplitude of 22 V. The n- and p- channels have width  $W = 60 \mu\text{m}$  and length  $L = 2 \mu\text{m}$ . The RC time constants for the rise and fall phases are  $T_r = 190 \text{ ns}$  and  $T_f = 130 \text{ ns}$ , respectively. These values are consistent with the calculated channel resistance  $R_{ch}$  of the transistor and load capacitance  $C_{para}$ , which is the parasitic capacitance of the output contact pad to the steel substrate. The propagation delay in the rise phase can be calculated by the following:

$$T_f = C_{para} \cdot R_{ch} = C_{para} \cdot \frac{V_{DS}}{I_{ch}} \quad (1)$$

$$I_{\text{ch}} = \mu_e \cdot \frac{W}{L} \cdot \left( \frac{\varepsilon_{\text{ox}} \varepsilon_0}{t_{\text{ox,gate}}} \right) \cdot (V_{\text{GS}} - V_{n,\text{th}}) \cdot V_{\text{DS}} \quad (2)$$

$$R_{\text{ch}} = \left[ \mu_e \cdot \frac{W}{L} \cdot \left( \frac{\varepsilon_{\text{ox}} \varepsilon_0}{t_{\text{ox,gate}}} \right) \cdot (V_{\text{GS}} - V_{n,\text{th}}) \right]^{-1} \quad (3)$$

$$C_{\text{para}} = \left[ \frac{A_{D/S}}{t_{\text{ox,ins}}} + \frac{A_{\text{metal}}}{(t_{\text{ox,ins}} + t_{\text{ox,pass}})} \right] \cdot (\varepsilon_{\text{ox}} \varepsilon_0). \quad (4)$$

The load capacitance  $C_{\text{para}} = 0.96$  pF is calculated from the geometry of the output pad.  $A_{D/S}$  is the drain area of the pull-down and pull-up devices, i.e., the drains of the n-channel TFT and p-channel TFTs.  $A_{\text{metal}}$  is the metal pad area.  $t_{\text{ox,ins}}$  and  $t_{\text{ox,pass}}$  are the thicknesses of insulation  $\text{SiO}_2$  (480-nm spin-on-glass and PECVD  $\text{SiO}_2$  between the polysilicon and the steel substrate) and the passivation  $\text{SiO}_2$  (200-nm PECVD  $\text{SiO}_2$ ), and the gate capacitance of 0.055 pF is negligible compared with the load capacitance; using  $\mu_{\text{in}} = 20 \text{ cm}^2 \cdot \text{V}^{-1} \text{ s}^{-1}$ ,  $\varepsilon_{\text{ox}}$  of  $\text{SiO}_2 = 3.9$ , a gate  $\text{SiO}_2$  thickness  $t_{\text{ox,gate}} = 150$  nm,  $V_{\text{GS}} = 18$  V as the input HIGH voltage,  $V_{n,\text{th}} = 3$  V for the n-channel threshold voltage, and  $R_{\text{ch}} = 5.7 \times 10^3 \Omega$ , the calculated value of the fall time  $T_{f,\text{calc}} = 5.8$  ns. The experimental value  $T_f = 130$  ns is larger than the calculated theoretical value. We believe this is because the circuit performance is limited by the oscilloscope input capacitance, which is  $\sim 10$  pF.

Fig. 10 shows (a) the ac signal of a 5-stage ring oscillator made with the CMOS polysilicon inverters and (b) the oscillation amplitude and frequency versus the supply voltage. In Fig. 10, the TFTs have channel width  $W = 60 \mu\text{m}$  and length  $L = 4 \mu\text{m}$ . The oscillation frequency  $f_{\text{osc}}$  is 1.03 MHz and its amplitude  $A_{\text{osc}}$  is 7.1 V at a power supply voltage  $V_{\text{DD}} = 30$  V. The oscillation frequency rises when the power supply voltage  $V_{\text{DD}}$  is raised above 15 V. The oscillation amplitude  $A_{\text{osc}}$  saturates at 7.1 V as the power supply  $V_{\text{DD}}$  is increased.

#### IV. SUMMARY

We fabricated polycrystalline silicon TFTs on flexible steel substrates. The polysilicon was formed by crystallization of amorphous silicon at temperatures ranging from 600 °C to 950 °C on  $\text{SiO}_2$  coated steel substrates. Ring oscillators with gate delay of  $\sim 100$  ns were demonstrated. Due to their tolerance of high-process temperatures, steel substrates enable much shorter crystallization times than glass substrates, and are tolerant of conventional high-temperature silicon processing methods. The tolerance of high-process temperature enables direct thermal oxidation of polysilicon on steel was used to grow gate dielectric. The polysilicon TFT performance shows no evidence of contamination from steel substrate. These complementary polysilicon TFT circuits on steel foil demonstrate a new route to large-area, flexible TFT backplanes with the performance required for driver and matrix circuits of displays, sensor arrays, and mechatronic materials.

#### ACKNOWLEDGMENT

M. Wu thanks the Princeton Plasma Physics Laboratory for a tuition fellowship and a summer stipend. The circuit masks

were written at the NSF-supported Penn State Nanofabrication Facility. The authors also wish to thank Prof. S. J. Fonash for sharing the cost of mask fabrication.

#### REFERENCES

- [1] R. A. Street, Ed., *Technology and Applications of Amorphous Silicon*. New York: Springer-Verlag, 2000, Springer Series in Materials Science.
- [2] V. Lumelsky, M. S. Shur, and S. Wagner, "Sensitive skin," in *Selected Topics in Electronics and Systems*, Singapore: World Scientific, 2000, vol. 18.
- [3] R. G. Stewart, J. Dresner, S. Weisbrod, R. I. Huq, D. Plus, B. Mourey, B. Hepp, and A. Dupont, "Circuit design for a-Si AMLCDs with integrated drivers," *Soc. Inf. Display, Int. Symp. Dig.*, vol. 26, pp. 89–92, 1995.
- [4] J. S. Im and R. S. Sposili, "Crystalline Si films for integrated active-matrix liquid-crystal displays," *Mat. Res. Soc. Bull.*, pp. 39–48, Mar. 1996.
- [5] P. Mei, J. B. Boyce, D. K. Fork, G. Anderson, J. Ho, J. Lu, M. Hack, and R. Lujan, "Hybrid amorphous and polycrystalline silicon devices for large-area electronics," in *Proc. Mat. Res. Soc. Symp.*, vol. 507, 1999, pp. 3–12.
- [6] Y. Chen and S. Wagner, "Inverter made of complementary p and n channel transistors using a single directly deposited microcrystalline silicon film," *Appl. Phys. Lett.*, vol. 75, pp. 1125–1127, 1999.
- [7] T. J. King, "Trends in polycrystalline-silicon thin-film transistor technologies for AMLCDs," in *Proc. 2nd Int. Workshop AMLCDs*, Bethlehem, PA, 1995, pp. 80–86.
- [8] M. K. Hatalis and D. W. Greve, "Large grain polycrystalline silicon by low-temperature annealing of low-pressure chemical vapor deposited amorphous silicon films," *J. Appl. Phys.*, vol. 63, pp. 2260–2266, 1988.
- [9] R. Kakkad, J. Smith, W. S. Lau, and S. J. Fonash, "Crystallized Si films by low-temperature rapid thermal annealing of amorphous silicon," *J. Appl. Phys.*, vol. 65, pp. 2069–2072, 1989.
- [10] T. Sameshima, S. Usui, and M. Sekiya, "XeCl excimer laser annealing used in the fabrication of poly-Si TFTs," *IEEE Electron Device Lett.*, vol. EDL-7, pp. 276–278, 1986.
- [11] D. M. Moffat, "Properties of glass substrates for poly-Si AMLCD technology," in *Proc. Mat. Res. Soc. Symp.*, vol. 377, 1995, pp. 871–876.
- [12] F. P. Fehlner, "Glass: A critical material in the development of electronic displays," *J. Soc. Inf. Display*, vol. 9, pp. 19–22, 2001.
- [13] A. Yin and S. J. Fonash, "Oxygen-plasma-enhanced crystallization of a-Si:H films on glass," *J. Vac. Sci. Technol. A, Vac. Surf. Films*, vol. 12, pp. 1237–1240, 1994.
- [14] H. Kim, J. G. Couillard, and D. G. Ast, "Kinetics of silicide-induced crystallization of polycrystalline thin-film transistors fabricated from amorphous chemical-vapor deposition silicon," *Appl. Phys. Lett.*, vol. 72, pp. 803–805, 1998.
- [15] K. Pangal, J. C. Sturm, and S. Wagner, "Hydrogen plasma enhanced crystallization of hydrogenated amorphous silicon films," *J. Appl. Phys.*, vol. 85, pp. 1900–1906, 1999.
- [16] S. D. Theiss and S. Wagner, "Amorphous silicon thin-film transistors on steel foil substrates," *IEEE Electron Device Lett.*, vol. 17, pp. 578–580, Dec. 1996.
- [17] U. Köster, "Crystallization of amorphous silicon films," *Phys. Stat. Sol. (a)*, vol. 48, pp. 313–321, 1978.
- [18] R. B. Iverson and R. Reif, "Recrystallization of amorphized polycrystalline silicon films on  $\text{SiO}_2$ : Temperature dependence of the crystallization parameters," *J. Appl. Phys.*, vol. 62, pp. 1675–1681, 1987.
- [19] T. Kamins, *Polycrystalline Silicon for Integrated Circuits and Displays*, 2nd ed. Norwell, MA: Kluwer, 1998.
- [20] Z. Suo, E. Y. Ma, H. Gleskova, and S. Wagner, "Mechanics of rollable and foldable film-on-foil electronics," *Appl. Phys. Lett.*, vol. 74, pp. 1177–1179, 1999.
- [21] H. Gleskova, S. Wagner, and Z. Suo, "Failure resistance of amorphous silicon transistors under extreme in-plane strain," *Appl. Phys. Lett.*, vol. 75, pp. 3011–3013, 1999.
- [22] C. C. Wu, S. D. Theiss, G. Gu, M. H. Lu, J. C. Sturm, S. Wagner, and S. R. Forrest, "Integration of organic LEDs and amorphous Si TFTs onto flexible and lightweight metal foil substrates," *IEEE Electron Device Lett.*, vol. 18, pp. 609–612, Dec. 1997.
- [23] [Online]. Available: <http://www.ovonic.com/unitedsolar/engentek.html>
- [24] M. Wu, K. Pangal, J. C. Sturm, and S. Wagner, "High electron mobility polycrystalline silicon thin-film transistors on steel foil substrates," *Appl. Phys. Lett.*, vol. 75, pp. 2244–2246, 1999.

- [25] R. S. Howell, M. Stewart, S. V. Karnik, S. K. Saha, and M. K. Hatalis, "Poly-Si thin-film transistors on steel substrates," *IEEE Electron Device Lett.*, vol. 21, pp. 70–72, 2000.
- [26] T. Serikawa and F. Omata, "High-quality polycrystalline Si TFTs fabricated on stainless-steel foils by using sputtered Si films," *IEEE Trans. Electron Devices*, vol. 49, pp. 820–825, 2002.
- [27] D. G. Moon, J. N. Lee, H. B. Im, B. T. Ahn, K. S. Nam, and S. W. Kang, "Improvement of grain size by crystallization of double-layer amorphous silicon films," in *Proc. Mat. Res. Soc. Symp.*, vol. 345, 1994, pp. 111–116.
- [28] A. T. Voutsas, M. K. Hatalis, K. R. Olasupo, A. K. Nanda, and D. Alugin, "Rapid thermal crystallization of LPCVD amorphous silicon films," in *Proc. Mat. Res. Soc. Symp.*, vol. 345, 1994, pp. 95–98.
- [29] T. E. Dryer, J. M. Marshall, W. Pickin, A. R. Hepburn, and J. F. Davies, "Optoelectronic and structural properties of polysilicon produced by excimer laser and furnace crystallization of hydrogenated amorphous silicon (a-Si: H)," *Proc. Inst., Electr.,—Circuits Devices Syst.*, vol. 141, pp. 15–18, 1994.
- [30] K. Pangal, Y. Chen, J. C. Sturm, S. Wagner, and N. Yao, "Thin-film transistors in polycrystalline silicon by blanket and local source/drain hydrogen plasma-seeded crystallization," *IEEE Trans. Electron Devices*, vol. 47, no. Aug., pp. 1599–1607, 2000.
- [31] T. Kamins, *Polycrystalline Silicon for Integrated Circuits Applications*, ser. MA. Norwell: Kluwer, 1988, pp. 115–184.



**Ming Wu** (M'99) received the B.S. and M.S. degrees in physics from the Department of Modern Physics, University of Science and Technology of China, Hefei, Anhui, China, in 1993 and 1996, respectively, and the Ph.D. degree from the Department of Electrical Engineering, Princeton University, Princeton, NJ, in 2001. His doctorate research work includes high-performance CMOS polysilicon circuits on flexible steel substrates and fundamentals of electronic textiles.

Before joining the Microelectronics Group at Princeton University, he designed high-speed analog-digital conversion systems at the Fast Electronics Laboratory, University of Science and Technology of China. He is currently working on silicon-based thin-film optics at Aegis Semiconductor, Inc., Woburn, MA.

**Xiang-Zheng Bo** (S'01) received the B.S. and M.S.E. degrees in material science and engineering from Tsinghua University, Beijing, China, in 1993 and 1995, respectively. He is currently pursuing the Ph.D. degree at Princeton University, Princeton, NJ. His research interests include polysilicon silicon materials and devices, 3-D photonic bandgap materials, and silicon germanium quantum devices.



**James C. Sturm** (S'81–M'85–SM'95–F'01) was born in Berkeley Heights, NJ, in 1957. He received the B.S.E. degree in electrical engineering and engineering physics from Princeton University, Princeton, NJ, in 1979, and the M.S.E.E. and Ph.D. degrees from Stanford University, Stanford, CA, in 1981 and 1985, respectively.

In 1979, he joined Intel Corporation as a Microprocessor Design Engineer and in 1981 he was a Visiting Engineer at Siemens Co., München, Germany. In 1986, he joined the faculty in the Department of Electrical

Engineering, Princeton University, where he is currently a Professor and Director of the Center for Photonics and Optoelectronic Materials. In 1994 and 1995, he was a von Humboldt Fellow at the Institut für Halbleitertechnik, University of Stuttgart, Stuttgart, Germany. He has worked in the fields of silicon-based heterojunctions, 3-D integration, SOIs, optical interconnects, TFTs, and organic light emitting diodes. His current research interests include silicon germanium and related heterojunctions, SOI and 3-D integration, large-area electronics, flat-panel displays, organic semiconductors, and the nano-bio interface.

Dr. Sturm is a Fellow of the American Physical Society and the Materials Research Society, and was a National Science Foundation Presidential Young Investigator. He has received over eight awards for teaching excellence from both Princeton University and the Keck Foundation. In 1996 and 1997, he was the Technical Program Chair and General Chair of the IEEE Device Research Conference, respectively. He served on the organizing committee of IEDM (1988–1992 and 1998–1999), having chaired both the solid-state device and detectors/sensors/displays committees. He also has been a Symposium Organizer for the Materials Research Society and on the SOS/SOI, EMC, and several other conference committees.



**Sigurd Wagner** (SM'78–F'00) received the Ph.D. degree from the University of Vienna, Vienna, Austria, in 1968. He was a Postdoctoral Fellow at The Ohio State University, Columbus.

He is helping to lay the groundwork for the new industry of macroelectronics by developing concepts, materials, devices, and processes for large-area electronics. From 1970 to 1978, he was with Bell Telephone Laboratories, where he worked on semiconductor memories and heterojunction solar cells. From 1978 to 1980, he was Chief of the Photovoltaic Research Branch of the Solar Energy Research Institute, Golden, CO. Since 1980, he has been Professor of Electrical Engineering at Princeton University, Princeton, NJ, where he conducts a program on thin-film electronics with current emphasis on flexible electronics, novel processes for silicon TFTs on plastic and steel, direct printing of device materials, and thin-film microfluidics. He holds 12 U.S. patents and has published about 400 technical papers.

Dr. Wagner is a Fellow of the American Physical Society and of the Humboldt Foundation, and is a Corresponding Member of the Austrian Academy of Science.