High electron mobility polycrystalline silicon thin-film transistors on steel foil substrates

Ming Wu,^{a)} Kiran Pangal, J. C. Sturm, and Sigurd Wagner^{b)} Department of Electrical Engineering and Center for Photonics and Optoelectronic Materials, Princeton University, Princeton, New Jersey 08544

(Received 1 June 1999; accepted for publication 17 August 1999)

Thin-film transistors have been fabricated in polycrystalline silicon films on steel foil. The polycrystalline silicon films were formed by the crystallization of hydrogenated amorphous silicon, which had been deposited on 200- μ m-thick foils of stainless steel coated with ~0.5- μ m-thick layers of SiO₂. We employed crystallization temperatures (and duration) of 600 °C (6 h), 650 °C (1 h), and 700 °C (10 min). Top-gate transistors made from films crystallized at 650 °C have an average electron field-effect mobility of 64 cm²/V s, with equal values in the linear and saturated regimes. Thus steel substrates permit a substantial reduction in crystallization time over glass substrates, and afford polysilicon with high electron mobility. © *1999 American Institute of Physics*. [S0003-6951(99)03041-7]

Considerable effort is expended at present to develop processes for making thin-film transistors (TFTs) of polycrystalline silicon (polysilicon) on glass substrates.¹ Owing to their high carrier mobilities compared to those in amorphous silicon, n and p type channel polysilicon TFTs conduct large currents when on, which qualifies them for use in driver circuits.² The capability of polysilicon to form n and pchannel devices enables complementary metal-oxidesemiconductor (CMOS) circuits, which are the technology of choice when low power consumption is desired. Polysilicon films for TFTs are made by crystallizing amorphous silicon at elevated temperature. Because the strain points of affordable glass substrates lie just above 600 °C,³ crystallization techniques are restricted to either furnace annealing up to $600 \,^{\circ}\text{C}^{4}$, or rapid thermal processing by lamp heating,⁵ or laser annealing.⁶ Furnace annealing is preferred, as it is isothermal and thus produces uniform transport properties over the entire glass plate, which now may be as large as 0.5 m^2 . However, conventional furnace crystallization at 600 °C takes close to one day. Catalyzed⁷ and preanneal nucleation^{8,9} approaches can cut this time to ~ 5 h, which still is long when compared to the throughput of one plate per minute desired of the single-substrate cluster tools employed in the manufacture of active-matrix liquid-crystal displays.¹

These results point to the need for isothermal annealing that can be conducted quickly on low-cost substrates. This can be done with silicon films on substrates of quartz glass,⁴ but quartz glass substrates are expensive. Reducing the annealing time was our principal motive for experimenting with steel substrates, which can be heated to well above 600 °C. Previous work with steel foil substrate was limited to amorphous silicon TFTs (electron mobility $\sim 1 \text{ cm}^2/\text{V s}$) at temperature $\leq 350 \text{ °C}$, ^{10,11} and very recently, to laser crystallized films.¹² In the present study, we found that the crystallization of films of hydrogenated amorphous silicon

(*a*-Si:H) by furnace annealing at temperatures up to 700 °C can be conducted in short times, and does produce polysilicon TFTs with high field-effect electron mobility.

200-µm-thick foils of American Iron and Steel Institute (AISI) grade 304 stainless steel (Fe/Ni/Cr 72/18/10 wt.%) were passivated on both faces by coating with a 210-nmthick film of spin-on glass and a 270-nm-thick film of SiO₂ deposited by plasma-enhanced chemical vapor deposition (PECVD). Next, a 160-nm-thick precursor film of hydrogenated amorphous silicon (a-Si:H) was deposited at a substrate temperature of 150 °C, and then was exposed for 1 h to a hydrogen discharge to induce nucleation.^{8,9} These films then were crystallized by furnace annealing at 600 °C for 6 h, or 650 °C for 1 h, or 700 °C for 10 min. The progress and completion of crystallization was monitored by measuring the ultraviolet reflectance at $\lambda = 276 \text{ nm}$,^{4,5} with the above times being the minimum required for crystallization of the films as monitored by ultraviolet reflectance.¹³ The electrical conductivity at room temperature of all polysilicon films was $10^{-6} - 10^{-5}$ S cm⁻¹, with a thermal activation energy of 0.53 eV. The performance of test transistors of a-Si:H made at 250-300 °C on the oxide-coated steel substrates without any recrystallization, and the conductivities of the polysilicon films, all suggested that the silicon films are not contaminated by metal from the steel substrate. Therefore, we proceeded to make TFTs of the polycrystalline layers.

Figure 1 shows a schematic cross section of a top-gate polysilicon TFT made on steel. Because we wanted our TFTs to measure the quality of the polysilicon films after the recrystallization process, all post-crystallization processing was done at low temperature. Therefore a conventional ion implantation source/drain process, which generally requires annealing at temperature >600 °C, was not used. TFTs were fabricated with a nonself-aligned top-gate process with a maximum process temperature of 350 °C. First, 75-nm-thick n^+ microcrystalline silicon (μc -Si) was deposited at 350 °C on the polysilicon channel layer to serve as the eventual source/drain. This layer was patterned by reactive ion etching (RIE), and the original polysilicon was patterned into

2244

Downloaded 16 Nov 2001 to 128.112.49.151. Redistribution subject to AIP license or copyright, see http://ojps.aip.org/aplo/aplcr.jsp

^{a)}Electronic mail: mingwu@ee.princeton.edu

^{b)}Electronic mail: wagner@princeton.edu

^{© 1999} American Institute of Physics



FIG. 1. Schematic cross section of a polysilicon top-gate transistors on a passivated steel substrate, showing materials used and their thickness.

islands by another RIE step. The 200-nm-thick gate oxide was then deposited by PECVD at 250 °C, followed by contact etching. 200 nm of aluminum was thermally evaporated and then patterned to form the gate and source/drain contacts. The final step in TFT fabrication was a 15-min long anneal at 250 °C in a hydrogen/nitrogen mixture. This process is not practical for short-channel TFTs with low parasitic resistance, but is sufficient to evaluate the mobility in long channels, so that the large parasitic source/drain resistance in our structure does not significantly affect the current and the extracted mobility. Channels were 45 μ m long and 180 μ m wide. The source/drain contact windows were opened with a wet etch.

Figure 2 shows the (a) transfer and (b) output characteristics of the transistors made with the 650 °C polysilicon, which have the highest current levels among the three groups, and transfer and output characteristics of transistors made with the 600 °C [(c),(d)] and 700 °C [(e),(f)] polysilicon. All measurements were made with the metal foil grounded. Transistors for all three annealing conditions had well-behaved characteristics. Table I lists the principal characteristics of all three groups of transistors. The threshold voltage and electron field effect mobility in the linear regime were extracted from the linear plot of I_{ds} vs V_{gs} with V_{ds} =0.1 V, and the electron field-effect mobility in the saturated regime was obtained from a plot of $I_{ds}^{1/2}$ vs V_{gs} at $V_{ds} = V_{gs}$. The highest average mobility of 64 cm²/V s observed both in the linear and saturated regimes, occurred for crystallization at 650 °C. Some devices had mobility as high as $85 \text{ cm}^2/\text{V}$ s. This lies at the top of the range for furnace-



FIG. 2. (a) Transfer characteristics and (b) output characteristics of a topgate TFT made by crystallization at 650 °C of silicon on steel, $V_{\rm ds}$ and $V_{\rm gs}$ are the drain source and gate source voltages. (c), (d) and (e), (f) are transfer and output characteristics of top-gate TFTs made by crystallization at 600 and 700 °C of silicon on steel. All TFTs have a dimension of W/L= 180 μ m/45 μ m.

annealed material.¹ Typical threshold voltages and subthreshold slope (with 10 V V_{ds}) are 7.2 V and 0.4 V/decade respectively. Note most significantly that the minimum off currents with $V_{ds} = 10$ V are in the 10^{-9} A range, independent of the annealing temperature. This is very important because it suggests that the polycrystalline films and carrier generation lifetimes are not adversely affected by metal con-

TABLE I. Electrical characteristics of the polycrystalline silicon thin-film transistors made on steel substrates. All electrical measurements are an average from ≥ 10 devices.

Temp. of crystallization (°C)	Time of crystallization (min)	Polysilicon conductivity σ^{a} (S/cm)	UV reflectance ΔR^{b} (%)	ON current $I_{ON}^{c}(A)$	OFF current I_{OFF}^{d} (nA)	$I_{\rm ON}/I_{\rm OFF}$	Threshold voltage ^e (V)	Subthreshold slope ^f (V/decade)	Electron mobility (linear) (cm ² /V s)	Electron mobility (saturated) (cm ² /V s)
600	360	1.1×10^{-5}	6.7	$1.8 \times 10^{-4} \pm 0.6$	2.5 ± 1	$\sim 10^{5}$	7.0 ± 1.3	0.9 ± 0.4	31±10	55±11
650	60	2.0×10^{-6}	6.2	$3.8 \times 10^{-4} \pm 0.2$	2.1 ± 1.7	$\sim 10^{3}$	7.2 ± 1.8	0.4 ± 0.3	63 ± 11	64 ± 11
700	10	0.8×10^{-6}	5.5	$5.9 \times 10^{-5} \pm 0.9$	0.59 ± 0.5	$\sim 10^{5}$	8.0±3.7	1.8 ± 0.7	13±3.5	20±4

^a300 °C.

^bUV reflectance difference from *a*-Si:H at 276 nm, for silicon wafer $\Delta R = 7.5\%$.

 $^{c}V_{gs} = 20 \text{ V}, V_{ds} = 10 \text{ V}.$

 ${}^{\rm d}V_{\rm ds} = 10 \text{ V.}$ ${}^{\rm e}V_{\rm ds} = 0.1 \text{ V.}$

 ${}^{\rm f}V_{\rm ds} = 10$ V.

Downloaded 16 Nov 2001 to 128.112.49.151. Redistribution subject to AIP license or copyright, see http://ojps.aip.org/aplo/aplcr.jsp

tamination from the substrate. For all three annealing temperatures, the threshold voltage were in the range of 7–10 V. The mobilities and subthreshold slope were poorer in the films annealed at 600 °C and especially 700 °C than those annealed at 650 °C (Table I). For example, the mobility for the 700 °C film was ~13–20 cm²/V s. One possible reason is incomplete crystallization. Note that differential thermal expansion between the SiO₂ passivation layer and the TFT materials, with coefficients of thermal expansion α of ~4 ×10⁻⁶ and α =18×10⁻⁶ for SiO₂ and steel, respectively, does not seem to pose a systematic problem.

Our required annealing times are consistent with an activation energy of 2.7 eV to fully crystallize the *a*-Si:H precursor films.¹¹ Temperatures of \sim 750 °C are expected to further reduce annealing times to \sim 1 min. A very attractive feature of steel foil substrates is their ruggedness and flexibility.^{11,14} Therefore, this work also suggests that conventional furnace processing can furnish rugged TFT backplanes with high-performance.

In summary, thin-film transistor of polycrystalline silicon can be made on steel, which allows process temperatures above 600 °C. The steel foil makes possible a great reduction in furnace annealing time compared to that on glass substrates by allowing higher temperature. Transistors made from 650 °C material have electron field-effect mobilities that are comparable to the highest values reported to date for furnace-crystallized polysilicon on glass substrates, and leakage currents are not adversely affected by contamination from the steel substrate. *Note added in proof:* We recently learned that an article on "Polysilicon Thin Film Transistors on Steel Substrates," by A. S. Howell, M. Stewart, S. V. Karnik, S. K. Saha, and M. K. Hatalis will be published in IEEE Electron Device Letters.

The authors gratefully acknowledge support of their research by the DARPA HDS and MLP programs.

- ¹Tsu-Jae King, Material Research Society 1997 Spring Meeting tutorial notes on Flat Panel Display Materials, MRS, Pittsburgh, 1997.
- ²P. Mei, J. B. Boyce, D. K. Fork, G. Anderson, J. Ho, J. Lu, M. Hack, and P. Luine, Mater. Network, Son Service, **507**, 2 (1008)
- R. Lujan, Mater. Res. Soc. Symp. Proc. 507, 3 (1998).
 ³ D. M. Moffat, Mater. Res. Soc. Symp. Proc. 377, 871 (1995).
- ⁴M. K. Hatalis and D. W. Greve, J. Appl. Phys. **63**, 2260 (1989).
- ⁵ R. Kakkad, J. Smith, W. S. Lau, and S. J. Fonash, J. Appl. Phys. 65, 2069 (1989).
- ⁶T. Sameshima, S. Usui, and M. Sekiya, IEEE Electron Device Lett. 7, 276 (1986).
- ⁷R. J. Nemanich, C. C. Tsai, M. J. Thompson, and T. W. Sigmon, J. Vac. Sci. Technol. **19**, 685 (1981).
- ⁸A. Yin and S. J. Fonash, J. Vac. Sci. Technol. A **12**, 1237 (1994); S. J. Fonash and A. Yin, U.S. Patent No. 5 624 873 (1995).
- ⁹K. Pangal, J. C. Sturm, and S. Wagner, J. Appl. Phys. 85, 199 (1999).
- ¹⁰S. D. Theiss and S. Wagner, IEEE Electron Device Lett. 17, 578 (1996).
- ¹¹Z. Suo, E. Y. Ma, H. Gleskova, and S. Wagner, Appl. Phys. Lett. **74**, 1177 (1999).
- ¹² F. Omata and T. Serikawa, in Proceedings of the International Workshop on Active-Matrix Liquid-Crystal Displays, 14–16 July 1999, Tokyo, Japan, Jpn. Society of Appl. Phys., Tokyo, 1999, pp. 243–246.
- ¹³A. Yin and S. J. Fonash, Tech. Dig. Int. Electron Devices Meet. **1993**, 397 (1993).
- ¹⁴E. Y. Ma and S. Wagner, Appl. Phys. Lett. 74, 2661 (1999).