Design and Characterization of High Quality-Factor Inductors for Wireless Systems Compatible with Flexible Large-Area Electronics

Yue Ma, Graduate Student Member, IEEE, Sigurd Wagner, Life Fellow, IEEE, Naveen Verma, Senior Member, IEEE, and James C. Sturm, Life Fellow, IEEE

Abstract-Resonant operation, exploiting high quality-factor planar inductors, has recently enabled giga-Hertz applications for large-area electronics (LAE), providing a new technology platform for large-scale and flexible wireless systems. This work first presents the design, analysis, and characterization methodology of flex-compatible large-area planar inductors. Specifically, three distinct radio-frequency inductor characterization methods are experimentally demonstrated and compared, with the most accurate method among them (i.e., S parameters in a two-port configuration) demonstrating a recordhigh quality factor of up to ~65 in the 2.4-GHz frequency band. Enabled by accurate characterization, key inductor design considerations regarding the resistive loss due to inductor's metal traces are then discussed. Finally, a case study of the recently demonstrated LAE resonant switch shows the potential of these high-performance inductors towards large-area and conformal wireless systems for integrated Internet of Things and 5G/6G applications.

Index Terms—Internet of Things, 5G/6G, planar inductor, monolithic integration, flex compatible

I. INTRODUCTION

ARGE-AREA electronics (LAE) is a broad class of technologies that employ low-temperature processing and monolithic integration of semiconductors, metals, and dielectrics over large and flexible substrates of polymers or glass, which can span the order of meters. The rich functionality offered by LAE makes it a promising technology platform for next-generation flexible systems [1]-[3]. However, due to compromised material properties from low-temperature processing and considerable parasitic components introduced by large-area photolithography, conventional LAE devices have typically been limited to low operation frequency, as compared to devices from today's mainstream electronics technologies (e.g., Si-CMOS and III-V). Recent materials and devices progress has realized giga-Hertz (GHz) LAE devices and thereby led to GHz LAE systems, enabling

This work was supported in part by the Center for Brain-Inspired Computing (C-BRIC), one of six centers in JUMP sponsored by DARPA, under Grant 40001859-075, and in part by the Princeton Program in Plasma Science and Technology (PPST). (Corresponding author: James C. Sturm)

Yue Ma, Sigurd Wagner, Naveen Verma, and James C. Sturm are with Department of Electrical and Computer Engineering, School of Engineering and Applied Science, Princeton University, Princeton, NJ 08544 USA (e-mail: yuema@princeton.edu; wagner@princeton.edu; nverma@princeton.edu; sturm@princeton.edu). control over large and conformal radiative apertures for future wireless applications in Internet of Things (IoT) and 5G/6G [4]-[6]. One key enabling approach for these breakthroughs has been resonant operation of LAE devices utilizing largearea flex-compatible planar inductors. Such inductors can achieve high quality factors (Q factors) by leveraging wide and thick metal traces, as well as low-loss substrates. Such resonant operation brings the operation frequency of LAE circuits/systems close to the LAE device limits in the GHz regime. Since this frequency regime is of particular interest for low-power and long-range wireless communication (e.g., the 2.4-GHz frequency band for Wi-Fi and Bluetooth), an indepth understanding of the inductors is essential for system design and further improvement.



Fig. 1. (a) Schematic of a thin-film transistor (TFT) in parallel with an LAE inductor, operated as a resonant switch in the GHz regime (adapted from [5]). (b) Die photo of an LAE-based flex-compatible on-chip planar inductor made of 2.5- μm thick silver, with a radius of 1 mm and a trace width of 0.2 mm.

As an example, conventional LAE thin-film transistors (TFTs) typically operate up to 100's of mega-Hertz, mainly limited by low channel carrier mobility and large overlap capacitances between source/drain and gate. Such parasitic capacitance can be minimized by self-alignment, reducing overlap from ~5 μ m to ~0.5 μ m [7]. As shown in Fig. 1(a), the residual overlap capacitance can then be "resonated out" by an inductor in parallel with the TFT. The high Q factor of the inductor enables a narrowband resonant switch with high OFF-state impedance in the 2.4-GHz band [5], [6]. Thus, process-compatible monolithic integration of such inductors can enable highly functional and controllable meta-surfaces based on arrays of such LAE resonant switches.

This work investigates planar inductors of $2.5 - \mu m$ thick, thermally evaporated silver on glass substrates with a maximum process temperature of ~25°C (room temperature)

and 200°C, which are compatible with LAE fabrication on flexible substrates [8], [9]. With metal thicknesses beyond the skin depth at 2.4 GHz and the benefits of low-loss substrates, the measured Q factor is up to ~65 in the 2.4-GHz band, which is at least 3 times that of prior state-of-art inductors (both flex-compatible and flex-incompatible) with similar geometry, in a similar frequency band [10]-[13]. This is achieved without added design/fabrication complications for the inductor performance enhancement, thus facilitating integration in flexible electronics. For example, the use of patterned ground shields is avoided, which have been critical features widely used for inductors in Si-CMOS technology to suppress substrate losses, in order to achieve Q factor beyond 10 in a similar frequency band [10].

More importantly, proper radio-frequency (RF) inductor characterization methodology is required for accurate inductor performance evaluation and optimization, especially for inductors with such a high Q factor. To this end, three distinct RF inductor characterization methods were experimentally implemented and compared in this work, namely: (i) S_{11} in a one-port configuration; (ii) Y parameters in a two-port configuration; and (iii) S parameters in a two-port configuration. Through comparison with simulated results generated by Ansys High-Frequency Structure Simulator (Ansys HFSS), the last method is identified as the most appropriate method to characterize inductors with such a high Q factor. The limitations, leading to larger errors observed for Q factor extraction in the first two approaches, are analyzed, and they arise due to practical constraints in creating an ideal ground short during high-frequency characterization.

This paper serves as an extended version of the previous conference presentation [14]. Section II gives an overview of the design and fabrication of the flex-compatible high Q-factor inductors. Section III presents the inductor characterization results at both DC and RF. Section IV introduces the key inductor engineering considerations, with a focus on the resistive loss due to the inductor's metal traces. Section V provides a case study of the application of these high Q-factor inductors in a LAE resonant switch. Conclusions are drawn in Section VI.

II. INDUCTOR DESIGN AND FABRICATION

Fig. 1(b) shows the die photo of a planar loop inductor demonstrated in this work. Silver was chosen for its relatively low Young's modulus (83 *GPa*) and high conductivity (~ $6.3 \times 10^7 S/m$ at 20°C), to facilitate the integration with flexible electronics and to reduce series resistance from metal traces in the inductor. The silver was made 2.5 μ m thick, while its skin depth in the 2.4-GHz band is ~1.5 μ m. Furthermore, the low-loss substrates available in LAE (e.g., loss tangent of ~0.002 for polyimide [15] and ~0.004 for Corning glass [16] in LAE, vs. on the order of 0.01 or more for Si [17], in the GHz regime) and the absence of conductive ground near or underneath the inductors eliminate the need for extra design/fabrication complications commonly used for Q factor enhancement (e.g., patterned ground shields [10] and

guard rings [18]). Such simple design facilitates integration in flexible electronics.

The silver film was deposited by thermal evaporation and patterned by lift-off, at room temperature. Post annealing in the forming gas at 200°C was performed to increase grain size of the silver thin film and thus improve conductivity. The inductors were fabricated on glass substrates to ease device characterization with RF probes, and the entire fabrication process can be readily transferred to flexible substrates, due to the low thermal budget. In prior work we have found that inductor performance on glass or polyimide substrates is identical [8], [9], [19]-[21].

III. INDUCTOR CHARACTERIZATION RESULTS

A. Inductor Characterization Results at DC

Series resistance from metal traces is one of the dominant loss mechanisms for inductors. Measured with four-point probes, the DC conductivity of as-deposited silver films was from $4.7 \times 10^7 S/m$ to $5.0 \times 10^7 S/m$ across the substrate. Post annealing improved the conductivity by ~13%, helping to suppress the resistive loss (more details in Section IV-B). All RF measurement results that follow are collected from inductors after annealing, unless otherwise specified.



Fig. 2. (a) Device model of inductor. Schematics of inductor in (b) a one-port configuration and (c) a two-port configuration, for characterization of effective inductance L_{eff} and quality factor Q.

B. Inductor Characterization Results at RF

Fig. 2(a) shows the device model of the inductor, where *L* is the inductance, *R* is the resistive loss (including series resistance from metal traces, radiation loss, eddy-current effect, etc.), and *C* is the parasitic capacitance from coupling between metal traces. In the frequency regime away from the self-resonance frequency (i.e., $\approx 1/2\pi\sqrt{LC}$, simulated to be $\sim 8.9 \ GHz$ for the inductor shown in Fig. 1(b)), a more compact equivalent representation shown can be used to model the inductor, consisting of effective inductance L_{eff} and resistive loss R_{loss} in series. Q factor is the key metric to quantify resistive loss in an inductor, and is defined as follows, where *Z* is the inductor's impedance.

$$Q = \frac{lm(Z)}{Re(Z)} = \frac{2\pi f \cdot L_{eff}}{R_{loss}}$$
(1)

 $Z = |Z| \cdot e^{j\theta_Z}$ (2) An accurate evaluation of inductor with a high Q factor

requires extremely careful RF characterization. For example, assuming an inductor with Q factor of 60, the phase of inductor impedance θ_Z is $\tan^{-1}(Q) \approx 89^\circ$ (i.e., very close to the ideal inductor-impedance phase), and thus even minute inaccuracy in the measured θ_Z will lead to a considerable error in Q factor. The following comparison between results from three distinct inductor RF characterization methods and Ansys HFSS simulation results further confirms that characterization methodology critically impacts the accurate extraction of effective inductance and Q factor.



Fig. 3. Comparison of (a) magnitude of S_{11} , (b) phase of S_{11} , (c) effective inductance, and (d) quality factor, between simulation and measurement, using S_{11} in one-port configuration. The vertical dashed lines in the plots indicate 2.4 *GHz*.

1) S_{11} in One-port Configuration

Fig. 2(b) shows the schematic for characterizing the inductor in a one-port configuration. From the measured S_{11} , the effective inductance L_{eff} and Q are extracted as follows:

$$Z_{11} = Z_0 \cdot \frac{1 + S_{11}}{1 - S_{11}}, \text{ where } S_{11} = |S_{11}| \cdot e^{j\theta} \qquad (3)$$

$$L_{eff} = \frac{Im(Z_{11})}{2\pi f} = \frac{Z_0}{2\pi f} \cdot \frac{2|S_{11}|}{|1 - S_{11}|^2} \cdot sin(\theta)$$
(4)

$$Q = \frac{Im(Z_{11})}{Re(Z_{11})} = \frac{2|S_{11}|}{1 - |S_{11}|^2} \cdot sin(\theta).$$
(5)

From Eq. (5), we can see that the extracted value of Q is very sensitive to $|S_{11}|$, as $|S_{11}|$ is typically close to 1 for inductors, especially with high Q factor, as in our case. Therefore, the error in S_{11} due to the practical difficulties in creating a perfect short to ground during high-frequency characterization, caused by parasitics shown in Fig. 2(b), propagates to the extracted Q through $|S_{11}|$. Fig. 3 shows that, although there is a good match in both magnitude and phase of the measured and simulated S_{11} (i.e., < 6% difference in magnitude and < 10% difference in phase), the extracted values of Q from measurement and simulation differ by a factor up to ~8 in the GHz regime, as shown in Fig. 3(d). This suggests that using S_{11} in a one-port configuration is not a reliable characterization methodology for high Q-factor inductors demonstrated in this work.

2) Y Parameters in Two-port Configuration

Fig. 4 shows the schematic for characterizing the inductor

in a two-port configuration, using *Y* parameters. By creating a short to ground on port 2, L_{eff} and *Q* can be extracted from Y_{11} using Eqs. (6) and (7) (equivalently, the extraction can be performed using Y_{22} , when port 1 is shorted to ground). Therefore, similar to using S_{11} in the one-port configuration, this method also requires a perfect short on port 2 for accurate extraction of L_{eff} and *Q*. Thus Fig. 5 shows that the accuracy is again compromised, as seen by the difference between the simulated and measured *Q* beyond 2 GHz in Fig. 5(b).



Fig. 4. Schematics of inductor in two-port configuration, for characterization of effective inductance and quality factor using Y_{11} .

$$L_{eff} = \frac{Im(1/Y_{11})}{2\pi f}$$
(6)
$$Q = \frac{Im(1/Y_{11})}{Re(1/Y_{11})}$$
(7)



Fig. 5. Comparison of (a) effective inductance and (b) quality factor between simulation and measurement, using *Y* parameters in two-port configuration. The vertical dashed lines in the plots indicate 2.4 *GHz*.

3) S Parameters in Two-port Configuration

From the *S* parameters of an inductor in a two-port configuration, L_{eff} and *Q* can be extracted as follows, to avoid the need to create a perfect short to ground on either port [22], [23]:

$$Z = 2Z_0 \cdot \frac{1+S}{1-S}, where S = \frac{1}{2}(S_{11} + S_{22} - S_{12} - S_{21}) (8)$$
$$Im(Z)$$

$$L_{eff} = \frac{m(2)}{2\pi f} \tag{9}$$

$$Q = \frac{Im(Z)}{Re(Z)}.$$
 (10)

Virtual ground due to differential voltage input



Fig. 6. Schematics of inductor in two-port configuration, for characterization of effective inductance and quality factor using S parameters.

As shown in Fig. 6, the essence of this method is to evaluate L_{eff} and Q under a differential voltage input on the two ends of the inductor. Therefore, ground effectively moves to the middle of the inductor, and therefore there is no need to have

an explicit short to ground on either port. This overcomes extraction inaccuracy due to imperfect shorting to ground. Fig. 7 shows that L_{eff} and Q extracted from the S parameters in the two-port configuration closely match those from simulation.



Fig. 7. Comparison of (a) effective inductance and (b) quality factor between simulation and measurement, using S parameters in two-port configuration.

IV. KEY DEVICE ENGINEERING CONSIDERATIONS FOR HIGH Q-FACTOR INDUCTORS

Since series resistance from metal traces is one of the dominant loss mechanisms for inductors, it is necessary to minimize such resistance to achieve high Q-factor inductors. Key device engineering considerations towards this are discussed as follows.



Fig. 8. (a) Skin depth of silver thin film versus frequency. (b) Comparison of the estimated series resistance from metal traces R_{series} and the simulated and measured total resistive loss in inductor R_{loss} .

A. Analysis of Skin Effect

As the operation frequency of inductors increases, skin effect raises the series resistance of the metal traces, as it reduces the effective conducting thickness where current flows [24], [25]. The following expression for skin depth δ governs how much skin effect contributes to the total resistive loss in the inductor demonstrated in this work.

$$\delta = \frac{1}{\sqrt{\pi f \mu_0 \mu_r \sigma}},\tag{11}$$

where σ is the conductivity of silver thin film measured at DC. The relative magnetic permittivity of silver μ_r is assumed to be 1 in this case. Considering the silver thin film thickness t_m of 2.5 μm used in this work and the conduction at both top and bottom surfaces of the silver thin film, the effective thickness for conduction t_{eff} can be approximated as a piecewise function of frequency, shown in Eq. (12). Fig. 8(a) indicates that the transition frequency between $\delta \ge t_m/2$ and $\delta < t_m/2$ is ~3.3 *GHz*. We note that the conduction at the two side walls of silver thin film is neglected in this analysis, and this is valid due to the high aspect ratio of the cross section of silver thin film (i.e., the trace width is 200 μm ,

while the trace thickness is only $2.5 \,\mu m$, as shown in Fig. 1(b)).

$$t_{eff} = \begin{cases} t_m, & \text{if } \delta \ge t_m/2\\ 2\delta, & \text{if } \delta < t_m/2 \end{cases}$$
(12)

Fig. 8(a) shows the calculated skin depth δ versus frequency, in comparison with $t_m/2$ (i.e., 1.25 μm for this work). We can see that, as the silver thin film thickness of 2.5 μm used in this work has not reached the thickness limit posed by skin effect in the 2.4-GHz band, there is still room for further improvement of inductor quality factor through increasing metal trace thickness. More analysis of this aspect is presented in Section IV-C.

With skin effect considered, the series resistance from metal traces R_{series} can be estimated based on the inductor layout shown in Fig. 1(b). Given the silver thin film thickness of 2.5 μ m used in this work, Fig. 8(b) compares this estimated R_{series} with the simulated and measured total series resistive loss R_{loss} (see definition in Section III-B). According to the simulation data shown in Fig. 8(b), the estimated R_{series} of ~0.44 Ω contributes ~43% of R_{loss} at 2.4 GHz, suggesting other sources (e.g., radiation loss [26] and eddy-current effect [27]) being non-negligible and contributing to the remaining ~57% of R_{loss} in this case.



Fig. 9. (a) Comparison of conductivity of silver film before and after annealing, measured by four-point probe (the error bar corresponds to the maximum and minimum values). Comparison of measured (b) effective inductance and (c) quality factor before and after annealing, using *S* parameters in two-port configuration.

B. Effects of Post-deposition Annealing

With the intention of boosting Q factor of inductors, postdeposition annealing $(5\% H_2 + 95\% N_2 \text{ for 1 hour at 200°C})$ is performed to improve the conductivity of silver thin film. The measured inductor metrics before and after annealing are then compared. Although Fig. 9(a) shows that annealing raises the conductivity of the silver film by ~13\%, Fig. 9(c) indicates that the annealing process only slightly increases the Q factor below 1 GHz, while the improvement in the GHz regime is negligible. This again supports the understanding that the series resistance from metal trace is not the only major source of resistive loss in the inductor under characterization,

with other sources (e.g., radiation loss [26] and eddy-current effect [27]) being non-negligible in the frequency band of interest.

C. Effects of Metal Trace Thickness

As discussed in Section IV-A, the series resistance from metal traces is directly related to the thickness of inductor's metal traces, and there is still room to optimize the quality factor through tuning this thickness value. A set of inductors, with the same geometry as shown in Fig. 1(b) and various values for thickness of metal traces, are simulated. Fig. 10 shows that higher quality factor can be achieved with thicker metal traces, while the improvement in quality factor becomes marginal with thickness of over $\sim 4 \,\mu m$, limited by skin effect. On the other hand, due to the potentially compromised mechanical properties (e.g., flexibility and stretchability), inductors with thicker metal traces may incur more constraints for applications in flexible and conformal circuits/systems. Therefore, when integrating these flex-compatible inductors with flexible electronics, a careful selection of thickness of metal traces is essential to balance the electrical performance (e.g., resistive losses and thus quality factor) and mechanical performance (e.g., feasible bending radius without damage). This also motivates further study regarding the mechanical properties of these high Q-factor inductors.



Fig. 10. (a) Simulated quality factor of inductors with different values for metal trace thickness, versus frequency. (b) Simulated and measured quality factor at 2.4 GHz versus thickness of metal traces. The error bar for the measured data corresponds to the maximum and minimum values.

V. APPLICATION OF HIGH Q-FACTOR INDUCTOR IN LAE RESONANT SWITCHES

Large-area and flex-compatible inductors with high Q factor demonstrated in this work have the potential to bring the operation frequency of LAE circuits/systems into GHz regime, through resonant operation. One example is the LAE resonant switch based on a TFT with high Q-factor inductor in parallel. This provides gate-controlled switchable impedance between source and drain for effective current regulation in the 2.4-GHz frequency band [5], [6]. Through detailed analysis of the switch's measured OFF-state impedance, this section identifies that resistive loss in TFT, instead of that in the inductor, is the main limiting factor for switch performance and therefore the target for optimization towards further improvement.

A. Structure of Resonant LAE Switch

As shown in Fig. 1(a) and Fig. 11, the resonant LAE switch consists of a TFT and a high Q-factor inductor in parallel.

When the switch is in ON state (e.g., $V_{GS} = 20 V$), the ONstate impedance $|Z_{ON}|$ is predominantly set by channel resistance R_{CH} . When the switch is in OFF sate (e.g., $V_{GS} = 0 V$), the OFF-state impedance $|Z_{OFF}|$ consists of the parasitic branch in TFT (i.e., overlap capacitance $C_{GS,OV}$ and $C_{GD,OV}$, in series with parasitic resistance R_{PAR}) and the inductor in parallel. More details on operation principles and modelling of resonant LAE switch can be found in [5] and [6].



Fig. 11. (a) Schematics of TFT used in LAE resonant switch. Device models of LAE resonant switch in (b) ON state and (c) OFF state. (Adapted from [5])

B. Analysis of OFF-state Impedance

The OFF-to-ON impedance ratio $|Z_{OFF}/Z_{ON}|$ is used as the key performance metric for LAE resonant switch, as higher $|Z_{OFF}/Z_{ON}|$ leads to a better control of current between source and drain of the switch. This necessitates a large $|Z_{OFF}|$. Fig. 12 shows a detailed breakdown of the components that affect $|Z_{OFF}|$, and the series-to-parallel transformation can be performed using Eqs. (13)-(16). At resonant frequency $(1/2\pi\sqrt{L_{eff,P} \cdot C_{PAR,P}})$, $|Z_{OFF}|$ is a parallel combination of the resistive losses from both TFT and inductor, as shown in Eq. (17).



Fig. 12. Analysis of OFF-state impedance for LAE resonant switch.

$$R_{PAR,P} = R_{PAR} + \frac{1}{\left[2\pi f \left(C_{GS,OV} || C_{GD,OV}\right)\right]^2 \cdot R_{PAR}}$$
(13)

This article has been accepted for publication in IEEE Journal on Flexible Electronics. This is the author's version which has not been fully edited and content may change prior to final publication. Citation information: DOI 10.1109/JFLEX.2024.3379975

> REPLACE THIS LINE WITH YOUR MANUSCRIPT ID NUMBER (DOUBLE-CLICK HERE TO EDIT) <

$$C_{PAR,P} = \frac{C_{GS,OV} ||C_{GD,OV}}{1 + [2\pi f(C_{GS,OV} ||C_{GD,OV}) \cdot R_{PAR}]^2}$$
(14)

$$R_{loss,P} = R_{loss} + \frac{\left(2\pi f L_{eff}\right)^2}{R_{loss}}$$
(15)

$$L_{eff,P} = \frac{R_{loss}^{2} + (2\pi f L_{eff})^{2}}{(2\pi f)^{2} \cdot L_{eff}}$$
(16)

$$|Z_{OFF}| = R_{PAR,P} ||R_{loss,P}$$
(17)

Fig. 13 shows the TFT's contributions to $|Z_{OFF}|$, at $V_{GS} = 0 V$. R_{PAR} includes resistance from TFT's metal interconnection, resistance across the gate electrode along the channel length direction, and contact resistance between TFT's S/D and channel, etc. With $C_{GS,OV} || C_{GD,OV}$ of ~1.2 *pF* shown in Fig. 13(b), the value for L_{eff} is chosen to be 3.8 *nH* to give the desired operation frequency (e.g., ~2.36 GHz shown in Fig. 14(a)).



Fig. 13. Measured (a) R_{PAR} and $C_{GS,OV}||C_{GD,OV}$ and the corresponding (b) $R_{PAR,P}$ and $C_{PAR,P}$ of a typical TFT used in LAE resonant switch ($V_{GS} = 0 V$), versus frequency.

In order to identify the dominant source for resistive loss in the entire LAE resonant switch, various values of inductor's Q factor are used in the simulation of $|Z_{OFF}|$. Fig. 14(a) summarizes the results from both simulation and measurement, and we can see that a high Q factor of inductor is necessary to achieve a large $|Z_{OFF}|$. In addition, Fig. 14(b) shows that, with Q factor up to ~65 in 2.4-GHz band, as demonstrated by this work, $|Z_{OFF}|$ is indeed limited by resistive losses in TFT, instead of that in inductor. Among all possible sources for TFT's resistive losses, the resistance from TFT's metal interconnection is shown in Fig. 15, and it is estimated to be $\sim 3 \Omega$, based on the sheet resistance of metal layer and the TFT layout. Since this resistance value is comparable to the value of R_{PAR} in 2.4-GHz band shown in Fig. 13(a), resistance from TFT's metal interconnection plays a more dominant role in TFT's resistive losses and thus performance of LAE resonant switch, as compared to other resistive loss mechanisms in TFT (e.g., resistance across the gate electrode along the channel length direction, contact resistance between TFT's S/D and channel).

Therefore, further improvement of LAE resonant switch requires reduction of resistive losses in TFT, and possible approaches include using more compact TFT layout to reduce resistance from metal interconnection, increasing the conductivity of metal interconnection (e.g., thicker metal layers and/or metals with higher conductivity). It is evident from the literature [28]-[34] that printed silver traces, after appropriate annealing, can reach the same quality factor as evaporated silver.



Fig. 14. (a) Comparison of $|Z_{OFF}|$ from measurement (at $V_{GS} = 0 V$) and simulation with various values for quality factor Q. (b) Comparison of the measured $R_{PAR,P}$ at $V_{GS} = 0 V$ and the simulated $R_{loss,P}$ with various values for quality factor Q.



Fig. 15. Die photo of the multi-finger TFT used in LAE resonant switch, showing the resistance from TFT's metal interconnection.

VI. CONCLUSION

Table I summarizes the key metrics achieved by state-of-art on-chip inductors demonstrated in mainstream electronics technologies (e.g., Si-CMOS and III-V) [10], [11], existing flex-compatible processes [12], [13], and this work. The high Q-factor flex-compatible inductor demonstrated in this work features a record-high Q value, which is at least 3 times that of its counterpart available in other technologies with similar geometry, in a similar frequency band. The high-performance inductor demonstrated here facilitates the development of highly efficient flexible and conformal wireless systems for applications in IoT and 5G/6G. Future research directions include further suppression of resistive losses in inductors, as well as controlling the change in effective inductance and Q factor under substrate deformation towards the integration with flexible electronics.

TABLE I SUMMARY TABLE COMPARING HIGH Q-FACTOR FLEX-COMPATIBLE PLANAR INDUCTOR DEMONSTRATED IN THIS WORK AND PRIOR STATE-OF-ART INDUCTORS

	This work	[10]	[11]	[12]	[13]
Flex-compatible	Yes	No	No	Yes	Yes
Large-area monolithic integration	Yes	No	No	Yes	Yes
Peak quality factor	65 (at 2.4 GHz)	14.3 (at 2.6 GHz)	< 3 (0.1 - 3 GHz)	~21 (at 1 GHz)	14.6 (at 3.45 GHz)
Inductance (nH)	~ 5	4.8 and 5.3	2 - 8.5	10 and 25	~ 6

ACKNOWLEDGMENT

The Princeton Materials Institute's Cleanroom facilities

were used for this project.

REFERENCES

- T. Someya et al., "Conformable, flexible, large-area networks of pressure and thermal sensors with organic transistor active matrixes," Proceedings of the National Academy of Sciences, vol. 102, no. 35, pp. 12321-12325, Aug. 2005.
- [2] Y. Sun and J. A. Rogers, "Inorganic semiconductors for flexible electronics," Advanced Materials, vol. 19, no. 15, pp. 1897-1916, Aug. 2007.
- [3] R. D. Bringans and J. Veres, "Challenges and opportunities in flexible electronics," 2016 IEEE International Electron Devices Meeting (IEDM), pp. 6.4.1-6.4.2, Dec. 2016.
- [4] C. Wu et al., "A phased array based on large-area electronics that operates at gigahertz frequency," Nature Electronics, vol. 4, no. 10, pp. 757-766, Oct. 2021.
- [5] C. Wu et al., "Gigahertz Large-Area-Electronics RF Switch and its Application to Reconfigurable Antennas," 2020 IEEE International Electron Devices Meeting (IEDM), pp. 33.6.1-33.6.4, Dec. 2020.
- [6] C. Wu et al., "A Monolithically Integrable Reconfigurable Antenna Based on Large-Area Electronics," IEEE Journal of Solid-State Circuits (Early Access), Oct. 2023.
- [7] Y. Mehlman et al., "Self-aligned ZnO thin-film transistors with 860 MHz f_T and 2 GHz f_{MAX} for large-area applications," 2017 75th Annual Device Research Conference (DRC), pp. 1-2, Aug. 2017.
- [8] Y. Afsar et al., "Impact of bending on flexible metal oxide TFTs and oscillator circuits," Journal of the Society for Information Display, vol. 24, no. 6, pp. 371-380, Jun. 2016.
- [9] Y. Afsar et al., "Oxide TFT LC Oscillators on Glass and Plastic for Wireless Functions in Large-Area Flexible Electronic Systems," SID Symposium Digest of Technical Papers, vol. 47, no. 1, pp. 207-210, May 2016.
- [10] S. M. Yim et al., "The effects of a ground shield on the characteristics and performance of spiral inductors," IEEE Journal of Solid-State Circuits, vol. 37, no. 2, pp. 237-244, Feb. 2002.
- [11] H. Wu et al., "Improved High Frequency Response and Quality Factor of On-Chip Ferromagnetic Thin Film Inductors by Laminating and Patterning Co-Zr-Ta-B Films," IEEE Transactions on Magnetics, vol. 49, no. 7, pp. 4176-4179, Jul. 2013.
- [12] B. S. Cook et al., "Inkjet-printed, vertically-integrated, highperformance inductors and transformers on flexible LCP substrate," 2014 IEEE MTT-S International Microwave Symposium (IMS2014), pp. 1-4, Jun. 2014.
- [13] L. Sun et al., "Flexible high-frequency microwave inductors and capacitors integrated on a polyethylene terephthalate substrate," Applied Physics Letters, vol. 96, no. 1, p. 013509, Jan. 2010.
- [14] Y. Ma et al., "High Quality-Factor Planar Inductors Compatible with Flexible Large-Area Electronics for Integrated IoT and 5G/6G Applications," 2023 IEEE International Flexible Electronics Technology Conference (IFETC), pp. 01-03, Aug. 2023.
- [15] H. Araki et al., "Low permittivity and dielectric loss polyimide with patternability for high frequency applications," 2020 IEEE 70th Electronic Components and Technology Conference (ECTC), pp. 635-640, Jun. 2020.
- [16] H. Jain, "Dielectric Properties of Glass," lehigh.edu. https://www.lehigh.edu/imi/teched/GlassProp/Slides/GlassProp_Lecture 23_Jain2.pdf
- [17] M. N. Afsar and H. Chi, "Millimeter wave complex refractive index, complex dielectric permittivity and loss tangent of extra high purity and compensated silicon," International Journal of Infrared and Millimeter Waves, vol. 15, no. 7, pp.1181-1188, Jul. 1994.
- [18] Q. Zhang et al., "Mechanism Analysis and Experiment of the Effects of the Guard Ring on the Inductors Performance," IEEE Microwave and Wireless Technology Letters, vol. 33, no. 3, pp. 275-278, Mar. 2023.
- [19] Y. Hu et al., "Flexible solar-energy harvesting system on plastic with thin-film LC oscillators operating above f_t for inductively-coupled power delivery," Proceedings of the IEEE 2012 Custom Integrated Circuits Conference, pp. 1-4, Sep. 2012.

- [20] Y. Hu et al., "High-resolution sensing sheet for structural-health monitoring via scalable interfacing of flexible electronics with highperformance ICs," 2012 Symposium on VLSI Circuits (VLSIC), pp. 120-121, Jun. 2012.
- [21] Y. Hu et al., "A self-powered system for large-scale strain sensing by combining CMOS ICs with large-area electronics," IEEE Journal of Solid-State Circuits, vol. 49, no. 4, pp. 838-850, Jan. 2014.
- [22] M. Danesh et al., "A Q-factor enhancement technique for MMIC inductors," 1998 IEEE MTT-S International Microwave Symposium Digest, vol. 1, pp. 183-186, Jun. 1998.
- [23] E. Lourandakis, "On-wafer microwave measurements and deembedding," Artech House, 2016.
- [24] H. A. Wheeler, "Formulas for the Skin Effect," Proceedings of the IRE, vol. 30, no. 9, pp. 412-424, Sept. 1942.
- [25] N. W. Ashcroft and N. D. Mermin, "Solid State Physics," Cengage Learning, 2022.
- [26] S. Pinel et al., "Very high-Q inductors using RF-MEMS technology for System-On-Package wireless communication integrated module," IEEE MTT-S International Microwave Symposium Digest, vol. 3, pp. 1497-1500, Jun. 2003.
- [27] B. L. Ooi et al., "An improved prediction of series resistance in spiral inductor modeling with eddy-current effect," IEEE Transactions on Microwave Theory and Techniques, vol. 50, no. 9, pp. 2202-2206, Sep. 2002.
- [28] P. J. Smith et al., "Direct ink-jet printing and low temperature conversion of conductive silver patterns," Journal of Materials Science, vol. 41, pp. 4153-4158, Jul. 2006.
- [29] S. F. Jahn et al., "Inkjet printing of conductive silver patterns by using the first aqueous particle-free MOD ink without additional stabilizing ligands," Chemistry of Materials, vol. 10, pp. 3067-3071, May 2010.
- [30] X. Nie et al., "Inkjet printing of silver citrate conductive ink on PET substrate," Applied Surface Science, vol. 261, pp 554-560, Nov. 2012.
- [31] D. Zhao et al., "Conductivity enhancement of aerosol-jet printed electronics by using silver nanoparticles ink with carbon nanotubes," Microelectronic Engineering, vol. 96, pp. 71-75, Aug. 2012.
- [32] W. Shen et al., "Preparation of solid silver nanoparticles for inkjet printed flexible electronics with high conductivity," Nanoscale, vol. 6, no. 3, pp. 1622-1628, 2014.
- [33] Y. Mou et al., "Fabrication of highly conductive and flexible printed electronics by low temperature sintering reactive silver ink," Applied Surface Science, vol. 459, pp. 249-56, Nov. 2018.
- [34] E. S. Rosker et al., "Approaching the practical conductivity limits of aerosol jet printed silver," ACS Applied Materials & Interfaces, vol. 12, no. 26, pp. 29684-29691, Jun. 2020.



Yue Ma (Graduate Student Member, IEEE) received the B.S. degree in physics from Nanjing University, Nanjing, China, in 2018, and the M.A. degree in electrical engineering from Princeton University, Princeton, NJ, USA, in 2020, where he is currently pursuing the Ph.D. degree in electrical and computer engineering.

He worked as a summer Research Intern with the University of California at Los Angeles, Los Angeles, CA, USA, in 2017. He has previously completed an internship in product RF definition at Apple Inc., Cupertino, CA, USA, in the summer of 2022. His research interests include the co-design of device, circuit, and systems based on gigahertz large-area electronics.



Sigurd Wagner (Life Fellow, IEEE) received the Ph.D. degree in physical chemistry from the University of Vienna, Vienna, Austria, in 1968.

Following a Post-Doctoral Fellowship with the Ohio State University, Columbus, OH, USA, he worked with the Bell Telephone Laboratories in Murray Hill and

Holmdel, NJ, USA, from 1970 to 1978, on semiconductor memories and heterojunction solar cells. He then joined the Solar Energy Research Institute [currently, National Renewable Energy Laboratory (NREL)], Golden, CO, USA, as the Founding Chief of the Photovoltaic Research Branch. He has been a Professor of Electrical Engineering with Princeton University, Princeton, NJ, USA, since 1980; and in 2015, he became a Professor Emeritus and a Senior Scholar. He has been developing fundamentally new materials, processes, and components for flexible large-area electronics, electrotextiles, and electronic skin, and is considered the father of soft elastic electronics.

Dr. Wagner received the Nevill Mott Prize for his groundbreaking research, both fundamental and applied, on amorphous semiconductors and chalcopyrites, and the International Thin-Film Transistor Conference (ITC) Anniversary Prize for pioneering research on flexible and stretchable large-area electronics, and the comprehensive study of its mechanical behavior. He is a Fellow of the American Physical Society and a member of the Austrian Academy of Science. He is also a member of Princeton's Large-area Systems Group whose goal is to demonstrate complete large-area applications based on hybrid thinfilm/CMOS architectures.



Naveen Verma (Senior Member, IEEE) received the B.A.Sc. degree in electrical and computer engineering from the University of British Columbia, Vancouver, BC, Canada, in 2003, and the M.S. and Ph.D. degrees in electrical engineering from the Massachusetts Institute of Technology, Cambridge, MA,

USA, in 2005 and 2009, respectively.

He has been with Princeton University, Princeton, NJ, USA, since July 2009, where he is a current Director of the Keller Center for Innovation in Engineering Education and a Professor of Electrical and Computer Engineering. His research focuses on advanced sensing systems, exploring how systems for learning, inference, and action planning can be enhanced by algorithms that exploit new sensing and computing technologies. This includes research on large-area, flexible sensors, energy-efficient statistical-computing architectures and circuits, and machine-learning and statistical-signal-processing algorithms.

Dr. Verma is a recipient of numerous teaching and research awards, including several best-paper awards, with his students. He has served as a Distinguished Lecturer for the IEEE Solid-State Circuits Society, and for a number of conference program committees and advisory groups.



James C. Sturm (Life Fellow, IEEE) was born in Berkeley Heights, NJ, USA, in 1957. He received the B.S.E. degree in electrical engineering and engineering physics from Princeton University, Princeton, NJ, USA, in 1979, and the M.S.E.E. and Ph.D. degrees from Stanford University, Stanford, CA, USA, in 1981

and 1985, respectively.

He joined Intel Corporation, Santa Clara, CA, USA, in 1979, as a Microprocessor Design Engineer, and he was a Visiting Engineer with Siemens, Munich, Germany, in 1981. He joined the Faculty of Princeton University, in 1986, where he is currently the Stephen R. Forrest Professor of Electrical Engineering. He has worked in the fields of silicon-based heterojunctions, thin-film and flexible electronics, photovoltaics, the nano-bio interface, 3-D integration, and silicon-on-insulator.

Dr. Sturm is a member of the National Academy of Inventors. He has won over ten awards for teaching excellence and was a National Science Foundation Presidential Young Investigator. He has been active in the leadership of the Device Research Conference, International Electron Devices Meeting, Materials Research Society, and International SiGe Technology and Device Meeting. He co-founded Aegis Lightwave and SpaceTouch.