

1989 SOS/SOI TECHNOLOGY WORKSHOP

October 3-5, 1989

AGENDA

Monday, October 2

8:00-10:00 pm Conference Registration
 Wine and cheese reception

Tuesday, October 3

7:00-8:00 am Continental Breakfast

7:50-8:00 am **INTRODUCTORY COMMENTS:** J.-P. Colinge, G.E. Davis, M.T. Duffy

8:00-11:00 am **SESSION I: DEVICE MODELING AND PHYSICS** 12

 Session Co-Chairmen: S. Cristoloveanu and P. Roitman

- 1.1 "On the Optimization of Silicon Film Thickness in Thin-Film SOI Devices" 13
 J.-P. Colinge and M. Tack
 (IMEC, Leuven, Belgium)
- 1.2 "Substrate Bias and Temperature Dependence of Anomalous Subthreshold 15
 Slopes in Fully-Depleted Submicron SOI MOSFET's"
 K. Tokunaga
 (Hitachi Ltd., Tokyo, Japan)
 J. C. Sturm
 (Princeton University, Princeton, NJ)
 J.-P. Colinge
 (IMEC, Leuven, Belgium)
- 1.3 "Source-Drain Breakdown in Thin SOI Transistors" 17
 J.B. McKitterick
 (Allied-Signal Aerospace Technology Center, Columbia, MD)
- 1.4 "Two-Dimensional Analytic Modeling of Very Thin SOI MOSFETs" 19
 J.C.S. Woo
 (University of California, Los Angeles, CA)
 K. Terrill
 (IDT, Santa Clara, CA)
 P.K. Vasudev
 (Sematech, Austin, TX)

9:20-9:40

COFFEE BREAK

- 1.5 "Subthreshold Current in Thick and Thin-Film SOI MOSFET Transistors" 21
D.J. Wouters, J.-P. Colinge and H.E. Maes
(IMEC, Leuven, Belgium)
- 1.6 "SOI Design for Submicron CMOS" 23
J.-Y. Choi and J.G. Fossum
(University of Florida, Gainesville, FL)
R. Sundaresan
(Texas Instruments, Dallas, TX)
- 1.7 "Modelling and Simulation of Single and Double Gate Thin Film SOI MOSFETs" 25
F. Balestra, M. Benachir, J. Brini, I. Sweid, G. Ghibaudo and N. Guillemot
(ENSERG/INPG, Grenoble-Cedex, France)
- 1.8 "Second-Order Analytical Modeling of Thin-Film SOI MOSFET's" 27
D. Flandre and R. Van de Wiele
(Universite Catholique, Louvain-la-Neuve, Belgium)

11:00-1:00 pm

LUNCH

1:00-1:40 pm

"Large Scale Circuit Applications of SOI" (INVITED TALK) 29
Harold Hosack and SOI Project Team
(Texas Instruments, Dallas, TX)

1:40-4:00 pm

SESSION II:DEVICE CHARACTERIZATION 30

Session Co-Chairmen: W. Krull and M. Duffy

- 2.1 "Correlation of SIMOX Processing and Device Performance by Combined 31
DLTS and Transistor Analysis"
P.K. McLarty, B. Mazzari, S. Cristoloveanu and D.E. Ioannou
(University of Maryland, College Park, MD)
H.L. Hughes
(Naval Research Laboratory, Washington, D.C.)
- 2.2 "Negative Resistance in the Output Characteristics of SOI MOSFETs" 33
L.J. McDaid, S. Hall and W. Eccleston
(University of Liverpool, Liverpool, United Kingdom)
J. C. Alderman
(Plessey Research, Northants, United Kingdom)
- 2.3 "Novel Investigation of Edge Effects in SIMOX Transistors" 35
T.Elewa, B. Kleveland, B. Boukriss, T. Ouisse, A. Chovet and S. Cristoloveanu
(INPG/ENSERG, Grenoble, France)
J. Davis
(British Telecom Research Labs, Ipswich, United Kingdom)

2:40-3:00 pm

BREAK

2.4	"Accumulation Leakage of SOI Back Channel Transistors with Total Dose Irradiation" M.D. Jacunski and D.A. Adams (Westinghouse Electric Corp., Baltimore, MD) J.M. Hwang (Westinghouse R&D Laboratory, Pittsburgh, PA)	37
2.5	"Comparison of Electrical Properties of SOS and ISE SOI Transistors" E. Worley, J. Brandewie and P. Elkins (Rockwell International, Newport Beach, CA)	39
2.6	"Electrical Characterization of SOS N-MOSFET's at Cryogenic Temperatures" J. Wang, J. Chang, V.K. Raman and C.R. Viswanathan (University of California, Los Angeles, CA) P.K. Vasudev (Sematech, Austin, TX)	41
4:00-7:30 pm	Poster Session with Wine and Beer	
6:30-8:00 pm	No-host Cocktail Bar	
4:00-7:30 pm	SESSION III: POSTER SESSION Session Chairman: D. Ioannou	43
3.1	"Characterization of Negative Resistance and Bipolar Latchup in the SOI Transistors by Two-Dimensional Numerical Simulation" G. A. Armstrong (Queen's University, Belfast, N. Ireland) N.J. Thomas and J. R. Davis (British Telecom Research Laboratories, Ipswich, England)	44
3.2	"On Double Surface Conduction in SOI MOSFETs" J. Whitfield (Motorola, Inc, Mesa, AZ)	46
3.3	"Small Signal Modeling of MOSOS Capacitor" M. Gaitan and P. Roitman (National Institute of Standards and Technology, Gaitherburg, MD)	48
3.4	"Unexpected Effect in Conduction Characteristics of P ⁺ SOI Resistors when Exposed to ESD" E. R. Worley (Rockwell International, Newport Beach, CA)	50
3.5	"Modes of Operation and Radiation Sensitivity of Ultrathin SOI Transistors" D. C. Mayer (Aerospace Corp., El Segundo, CA)	52

3.6	<p>"Minority Carrier Generation in Very Thin Silicon on Insulator Films" T. Ouisse and T. Elewa (LPCS Grenoble, France) P. McLarty, S. Cristoloveanu and D. Ioannou (University of Maryland, College Park, MD) D. P. Vu (KOPIN Corp., Taunton, MA)</p>	54
3.7	<p>"Characterization of MOSFETs on Very Thin SOI at Temperatures from 77K to 350K" N. Kistler and J. Woo (University of California, Los Angeles, CA) K. Terrill (IDT, Santa Clara, CA) P. K. Vasudev (Sematech, Austin, TX)</p>	56
3.8	<p>"Hydrogen as the Cause of Pit-Formation during Laser Recrystallization of Silicon on Insulator Films" G. J. Willems and H. E. Maes (IMEC, Leuven, Belgium)</p>	58
3.9	<p>"Gettering of Threading Dislocations and Oxide Precipitates in SIMOX Material" M. Tomozane and H. Ming Liaw (Motorola Inc., Phoenix, AZ)</p>	60
3.10	<p>"Gallium Arsenide on Insulator by Electrostatic Bonding" Q.-A Huang, S.-J. Lu and Q.-Y. Tong (Southeast University, Nanjing, P. R. China)</p>	62
3.11	<p>"Fabrication of BESOI- Materials using Implanted Nitrogen as an Effective Etch Stop Barrier" A. Soderbarg (Uppsala University, Uppsala, Sweden)</p>	64
3.12	<p>"Critical Evaluation of Uniformity and Contamination in Porous Silicon SOI Wafers" M.J. Kelly, T. R. Guilinger, S. S. Tsao, W. B. Chambers, G.J. Fisher and R. R. Sippio (Sandia National Laboratories, Albuquerque, NM)</p>	66
3.13	<p>"Gate Oxide Breakdown Behaviour in a Mesa SOI CMOS Process" M. Haond, G. Mascarin and J. P. Gonchond (CNET, Cedex, France) O. Le Neel (Matira-Harris Semiconducteurs, France)</p>	68
3.14	<p>"Physical Characterization of Low Defect SIMOX Material" P. S. Fechner, G. Gardner, J. Yue and S. T. Liu (Honeywell SSEC, Plymouth, MN) B. Cordts (IBIS, Danvers, MA)</p>	70
3.15	<p>"Process Technology for 3D-CMOS Devices" R. Buchner, K. Habegger, S. Seitz, J. Weber and P. Seegebrecht (Fraunhofer-Institute fur Festkorpertechnologie, West Germany) W. van der Wel (Philips Research Laboratories, Hamburg, W. Germany)</p>	72

3.16	<p>"CMOS Devices Fabricated in Thin Epitaxial Silicon on Oxide" D. L. Leung, R. C. Cole, D. M. Cobert, J. F. Knudsen, J. P. Hurrell D. C. Mayer and R. Newman (Aerospace Corp., El Segundo, CA)</p>	74
3.17	<p>"Quantitative Investigation of Impurity Distribution in ZMR SOI Layers" P. W. Mertens and H. E. Maes (IMEC, Leuven, Belgium)</p>	76
3.18	<p>"Observed Effects of Sapphire Substrate Preparation on the Subsequent Electrical and Radiation Performance of CMOS/SOS Devices" J. C. Black, P.P. Idell, P. M. Sandow and K. Strater (GE Microelectronics Center, Research Triangle Park, NC) M. Markette and R. Traczewski (Union Carbide, Washougal, WA)</p>	78
3.19	<p>"Examination of Impurities in ISETM SOI Material" J. Knapp (Sandia National Laboratory, Albuquerque, NM) L. P. Allen and P. M. Zavracky (KOPIN, Taunton, MA)</p>	80
3.20	<p>"Effect of Annealing Conditions on Precipitate and Defect Evolution in Oxygen Implanted SOI Material" S. J. Krause and S. Visitserngtrakul (Arizona State University, Tempe, AZ) B. F. Cordts (IBIS, Danvers, MA) P. Roitman (National Institute of Standards and Technology, Gaithersburg, MD)</p>	81
3.21	<p>"An Electron Spin Resonance Study of ISE SOI Processed Structures" P. M. Lenahan and G. A. Wilson (Pennsylvania State University, University Park, PA)</p>	83
3.22	<p>"The Donor Concentration in Silicon Implanted Silicon and Silicon on Sapphire" S. Peterson (Chalmers University of Technology, Goteborg, Sweden)</p>	85
3.23	<p>"Buried Oxide Leakage Current as a Function of Total Dose" N. K. Annamalai (Rome Air Development Center, Hanscom AFB, MA) C. Surya and J. Chapski (Northeastern University, Boston, MA)</p>	87
3.24	<p>"Technology Comparison (Bulk vs SIMOX vs SOS) of Interface States as Measured by Charge Pumping" R. K. Lawrence (ARACOR, Washington, D.C.) H.L. Hughes (Naval Research Laboratory, Washington, D.C.)</p>	89

3.25	<p>"SIMS, DLTS, and Generation Lifetime Measurements of SIMOX Materials Containing Metal Impurities" J.M. Hwang (Westinghouse R&D Center, Pittsburgh, PA) D.A. Adams (Westinghouse Electric Corp., Baltimore, MD)</p>	91
3.26	<p>"Electrochemical Method for Defect Delineation in Thin-Film SOI Wafers" T.R. Guilinger, M.J. Kelly, J.W. Medernach, S.S. Tsao, J.O. Steveson and H.D.T. Jones (Sandia National Laboratories, Albuquerque, NM)</p>	93
3.27	<p>"Impact of Interface Preparation on Defect Generation during Wafer Bonding" H. Baumgart, R.D. Pinker (Philips Laboratories, Briarcliff Manor, NY) E.F. Steigmeier, H. Auderset (Paul Scherrer Inst., c/o RCA Laboratories, Zürich, Switzerland) A.J.R. de Kock (Philips Components, Nijmegen, Netherlands)</p>	95
3.28	<p>"Characterization of SIMOX and ZMR Materials by Spreading Resistance and Point Contact Current Voltage Techniques" P.C. Karulkar (MIT Lincoln Laboratory, Lexington, MA) R.J. Hillard and P. Rai-Choudhury (Solid State Measurements, Inc., Pittsburgh, PA)</p>	97
3.29	<p>"Non-Destructive Characterization SIMOX Substrates" B. Rod and R. Reams (Harry Diamond Laboratory, Adelphi, MD)</p>	99
3.30	<p>"An Evaluation of SOI Technologies for High Performance Analog Bipolar Circuits" S.J. Gaul, J. A. Delgado, G.V. Rouse, C.J. McLachlan and W. A. Krull (Harris Semiconductor, Melbourne, FL)</p>	101
3.31	<p>"Conversion of the PACE1750A CMOS Chip Set to Silicon on Sapphire" M.D. Fitzpatrick, D.A. Adams, M. Austin, D.T. Uehara and K.A. Jones (Westinghouse Electric Corp., Baltimore, MD) R.R. Konegen, T.A. Longo and L.Sandman (Performance Semiconductor Corp, Sunnyvale, CA)</p>	103
3.32	<p>"A 150-MHz 1.25 um CMOS/SOS DSP Integrated Circuit" W.L. Marking, S.R. Powell, R.R. Siviyy, W.S. Kephart and E.G. Friedman (Hughes Aircraft Co., Carlsbad, CA)</p>	105
3.33	<p>"Analog CMOS/SOI with NMOS/SOI-Depletion Transistors" A.G.F. Dingwall, F.-L. Hsueh and S.T. Hsu (David Sarnoff Research Center, Princeton, NJ)</p>	107
3.34	<p>"Novel Silicon-on-Insulator Structures for Silicon Waveguides" E. Cortesi and F. Namvar (Spire Corp, Bedford, MA) R.A. Soref (Rome Air Development Center, Hanscom AFB, MA)</p>	109

- 3.35 "Ultraviolet Reflectance of Room Temperature Nitrogen Implanted Silicon" 110
 B. M. Lacquet and P. L. Swart
 (Rand Afrikaans University, Johannesburg, South Africa)
- 3.36 "X-ray Moire Pattern in Defect-Free Silicon-on-Insulator Wafer Prepared 112
 by Oxygen Ion Implantation"
 F. Shimura, B. L. Jiang and G. A. Rozgonyi
 (North Carolina State University, Raleigh, NC)

5:00-6:30 pm SEMI SOS Subcommittee Meeting

Agenda:

- 1: Approval of minutes of October 3, 1988 in St. Simons Island, GA
- 2: Ballot: Secondary Flat Orientation
- 3: Task Force Report: Proposed Specifications for 125 and 150 mm diameter sapphire substrates
- 4: New Business
- 5: Next meeting date

8:00 pm CONFERENCE BANQUET

Banquet Speaker: Dr. John Moll
 Hewlett-Packard Laboratory
 Palo Alto, CA

Wednesday, October 4

7:00-8:00 am Continental Breakfast

- 8:00-8:40 am "Limiting Factors for SOI VLSI High-Level Hardness: Modeling 114
 and Improving" (INVITED TALK)
 Jean-Luc Leray, E. Dupont-Nivet, J. F. Pere. O Musseau,
 P. Lalande and A. Umbert
 (Commissariat a L'Energie Atomique, Bruyeres-le-Chatel, France)

8:40-10:20 am **SESSION IV: MATERIALS FABRICATION** 116
 Session Chairmen: C. Hunt

- 4.1 "Low Energy SIMOX (LES)" 117
 F. Namavar, E. Cortesi, B. Buchanan and P. Sioshansi
 (Spire Corp., Bedford, MA)

4.2	"Seeded Lateral Epitaxial SOI Using (015) Substrate" M. Maekawa, K. Shirakawa, T. Shinozaki, K. Ohtake and M. Koba (SHARP Corp., Nara-city, Japan)	119
4.3	"A Comparison of Charge Transport in Electron-Beam and Graphite-Strip ZMR" H.J. Stein, L.R. Thompson and S.S. Tsao (Sandia National Laboratory, Albuquerque, NM)	121
4.4	"Silicon Wafer Bonding: Chemistry, Elasto-Mechanics and Manufacturing" R. Stengl, K. Mitani, V. Lehmann and U. Gosele (Duke University, Durham, NC)	123
4.5	"Generalized Wafer Bonding" G. Goetz (Allied-Signal Aerospace Technology Center, Columbia, MD)	125
10:20-10:40 am	<u>COFFEE BREAK</u>	
10:40-12:00 pm	SESSION V: DEVICE PROCESSING Session Chairman: R. Reams	127
5.1	"Smart Body Contact for SOI MOSFETs" M. Matloubian (Texas Instruments, Dallas, TX)	128
5.2	"P-poly and N-poly Gate Ultra-Thin Film SIMOX Transistors" N.J. Thomas and J. R. Davis (British Telecom Research Labs., Ipswich, England)	130
5.3	"Salicide (Self-Aligned Silicide) Technology for Ultra Thin SIMOX MOSFETs" T. Nishimura, Y. Yamaguchi, H. Miyatake and Y. Akasaka (Mitsubishi Electric Corp., Itami, Japan)	132
5.4	"Dual-Gate SOI CMOS Technology by Local Overgrowth (LOG)" R.P. Zingg, B. Hofflinger (Institute for Microelectronics, Stuttgart, FRG) G.W. Neudeck (Purdue University, W. Lafayette, IN)	134
12:00 noon	LATE NEWS Session Chairman: G. E. Davis	136
L1	"1 μ m CMOS/SOI 64K SRAM with 10 nA Standby Current" T.W. Houston, H. Lu, P. Mei, T.G.W. Blake, L.R. Hite, R. Sundaresan, M. Matloubian, W.E. Bailey, J. Liu, A. Peterson and G. Pollack (Texas Instruments, Dallas, TX)	137

- L2 "A 6.2 GHz Digital CMOS Circuit in Thin SIMOX Films" 139
 G.K. Celler, H.-I. Cong, R.L. Field, S.J. Hillenius, A. Kamgar,
 W.S. Lindenberger, L. E. Trimble
 (ATT Bell Labs, Murray Hill, NJ)
 J. C. Sturm
 (Princeton University, Princeton, NJ)
- L3 "Device Simulation of 0.1 um Gate-Length, 77K Operated, Ultra-Thin
 Film SOI-MOSFETs" 141
 H. Aoki, H. Okabayashi and T. Mogami
 (NEC Corporation, Kawasaki, Japan)
- L4 A Si_{0.7}Ge_{0.3} Strained Layer Etch Stop for the Generation of Bond
 and Etch Back SOI" 143
 D. Godbey, H. Hughes and F. Kub
 (Naval Research Laboratory, Washington, D.C.)
 M. Twigg
 (GEO-Centers, Inc., Fort Washington, MD)
 L. Palkuti, P. Leonov and J. Wang
 (ARACOR, Sunnyvale, CA)

12:30 pm LUNCH

Afternoon Free

5:30-6:00 pm No-host Cocktail Bar

6:00-8:00 pm Cookout

8:00-11:00 pm **RUMP SESSION**

Thursday, October 5

7:00-8:00 am Continental Breakfast

- 8:00-8:40 am "Design and Applications of Ultra-thin SOI MOSFETs" 145
 (INVITED TALK)
 Makoto Yoshimi
 (Toshiba Corp., ULSI Research Center, Kawasaki, Japan)

8:40-11:40 am	SESSION VI: MATERIALS CHARACTERIZATION	147
	Session Co-Chairmen: S.S. Tsao and J. Schott	
6.1	"Detailed Charge Pumping Evaluation of SIMOX Using Gated P-I-N Diodes" T. Ouisse, T. Elewa and S. Cristoloveanu (LPCS/ENSERG, Grenoble-Cedex, France) H. Haddara (Ain-Shams University, Cairo, Egypt) G. Borel (Thomson TMS, Grenoble, France) D. Ioannou (University of Maryland, College Park, MD)	148
6.2	"Characterization of $^{28}\text{Si}^+$ Implantation Induced Damage in SIMOX" J.F. Knudsen, P.M. Adams, R.C. Bowman, Jr., D.D. Smith and S.C. Moss (Aerospace Corp., El Segundo, CA)	150
6.3	"Quantitative Measurement of Surface, Trace Metal Contamination on SOS/SOI Using Total Reflection X-ray Fluorescence (TXRF)" R. S. Hockett (Charles Evans & Assoc., Redwood City, CA) R.G. Wilson (Hughes Research Labs, Malibu, CA)	152
6.4	"Materials and Processing Parameters Effecting the Radiation Tolerance of SIMOX Devices" A.C. Ipri, L. L. Jastrzebski, D. Peters and S. Policastro (David Sarnoff Research Center, Princeton, NJ)	154
10:00-10:20 am	<u>BREAK</u>	
6.5	"A Detailed Study of Buried Oxide Charge as a Function of Processing and Irradiation" F. T. Brady, S.S. Li (University of Florida, Gainesville, FL) W.A. Krull (Harris Semiconductor, Melbourne, FL)	156
6.6	"Silicon and Insulator Thickness Estimation in SOI by Means of Spectral Estimators Applied to Transformed Infrared Reflectance Data" P. L. Swart and B. M. Lacquet (Rand Afrikaans University, Johannesburg, South Africa)	158
6.7	"Optical Waveguides and SIMOX Characterization" D.E. Davies (EOARD, London, England) M. Burnham (Motorola, Phoenix, AZ) T.M. Benson, N.M. Kassim (University of Nottingham, Nottingham, England) M. Seifouri (Brighton Polytechnic, England)	160

6.8	"Reassessment of Defect Models in Graphite Strip Heater Zone-Melt Recrystallized Material by Non-Destructive Thin Film Diagnostics" M.J.J. Theunissen, A.H. Goemans, A.J.R. de Kock, M.L.J. Geijselaers and H. Baumgart (Philips Research Laboratories, Endhoven, Netherlands)	162
11:40-1:00 pm	<u>LUNCH</u>	
1:00-3:20 pm	SESSION VII: ADVANCED CIRCUIT APPLICATIONS Session Co-Chairmen: R. Sundaresan and J. Brandewie	164
7.1	"High Temperature Operation of ISE Devices and Circuits" D.P. Vu, M.J. Boden, W.R. Henderson, N.K. Cheong and P.M. Zavracky (Kopin Corp., Taunton, MA) D.A. Adams and M.M. Austin (Westinghouse Electric Corp., Baltimore, MD)	165
7.2	"Design and Analysis of a CMOS SOS/SOI Clock Receiver for a Radiation Hard Computer" W. Walker, H. Lane and E. Worley (Rockwell International, Newport Beach, CA)	167
7.3	"Performances of a 16K SRAM Processed in a 150 nm SIMOX Film for High Speed Applications" A. J. Auberton-Herve, B. Giffard and M. Bruel (C.E.A./LETI, Grenoble-Cedex, France)	169
7.4	"Accumulation Mode Transistors for Silicon-on-Insulator Circuits" T.W. MacElwee and I.D. Calder (Northern Telecom Electronics, LTD, Ottawa, Canada)	171
7.5	"A Multiple Configuration 1.2 micron 64K SRAM Fabricated on SIMOX Substrates with Laser Link Redundancy" W.F. Kraus and J.C. Lee (Harris Semiconductor, Melbourne, FL)	173
7.6	"A Comparative Study of Functional 16K Bipolar PROM Circuits Fabricated on Bonded, Oxide Isolated and Junction Isolated Substrates" M. C. Church (Harris Semiconductor, Melbourne, FL)	175
7.7	"A CMOS/SOS Process for High Reliability, Radiation Hard, High Speed Memories and Logic Circuits" R. C. Heuner, M.S. Hwang and O. Bismarck (Harris Semiconductor, Somerville, NJ)	177
3:20 pm	CONCLUDING REMARKS: J.-P. Colinge	

Substrate Bias and Temperature Dependence of Anomalous Subthreshold Slopes in Fully-Depleted Submicron SOI MOSFET's

K. Tokunaga* and J.C. Sturm
 Department of Electrical Engineering
 Princeton University, Princeton, N.J. 08544

J-P. Colinge
 IMEC, B-3030 Leuven, Belgium

* Present address: Semiconductor Design & Development Ctr., Hitachi Ltd., Tokyo 187, Japan

Recently, anomalously sharp subthreshold slopes have been reported in non-fully depleted short-channel SOI MOSFET's [1,2]. Since this effect varies with drain voltage and can cause excessive leakage currents in circuit operation, it could be a serious impediment to the widespread use of SOI for VLSI applications. We here report observation of the effect in fully-depleted ultra-thin SOI MOSFET's, but have found that it can be eliminated by control of the lower SOI interface charge condition. The temperature dependence of this effect has also been investigated.

Classically, the subthreshold slope of a MOSFET is independent of drain voltage, with an optimum value of $kT/q \ln(10)$ /decade, corresponding to 59 mV/decade at room temperature. One expects to measure this ideal value when there are no parasitic capacitances coupling to the channel. In fig. 1 is shown the normalized subthreshold slope "n" (measured slope/ideal value) as a function of drain voltage and substrate bias of 0.8- μm n-channel SOI FET's for temperatures from 86 K to 370 K. The 1000- \AA SOI films were formed by oxygen implantation and relatively low temperature (1250 C) annealing. The gate oxide thickness was 250 \AA , and the film doping was chosen to yield full depletion during FET operation. At all temperatures, several universal trends are noted.

First, for $V_D = 0.1$ V, a minimum subthreshold slope is consistently observed for V_{BB} (substrate bias) of about -3 V, increasing to a much larger value for $V_{BB} = -10$ V. Separate measurements of threshold voltage vs. substrate bias show that -3 V corresponds to full depletion of the SOI film and lower interface. In this condition parasitic channel capacitances are minimized, and an optimum subthreshold slope is indeed expected [3]. For a substrate bias of -10 V, the lower SOI interface is accumulated, pinning the backside potential and introducing a parasitic channel capacitance. Calculations based on a simple capacitor model predict a "n" of 1.8 in this case, in good agreement with experiment. For substrate biases more positive than -3V, conduction in the lower SOI channel becomes significant. This current is not as efficiently modulated by the front gate voltage, resulting in a degradation of subthreshold slope in all cases.

The subthreshold slope for $V_D = 0.1$ V scales well with temperature from 200K to 370 K, with a constant minimum "n", as expected from simple theory. The minimum "n" of 1.3 is consistent with an interface state density of about 10^{11} $\text{eV}^{-1} \text{cm}^{-2}$. At 86 K, the minimum n increases to 1.9. This could be caused by a surface potential fluctuation in space which would be insignificant at larger kT.

For larger drain voltages, the subthreshold slopes are virtually unchanged in the case of full depletion at the lower SOI interface. However, a radical drop in subthreshold slope is seen when the substrate bias is decreased below -3V. Although the SOI film body is depleted, accumulation at the lower SOI interface causes an effective hole "trap" to be present in the band diagram at the lower interface. Holes injected into the SOI film from thermal leakage or avalanche at the drain junction will be trapped, leading to a positive SOI body bias and increased current. This multiplication mechanism leads to the anomalously sharp slopes, exactly as in thicker non-fully depleted films [2]. When the lower interface is fully depleted, the hole "trap" is removed from the band diagram, inhibiting the multiplication mechanism and the anomalous slopes. Since the anomalous slopes can lead to increased leakage in circuits, the fully-depleted operating condition is the optimum design condition for VLSI operation.

The support of Hewlett Packard, Rucker and Kolls, and IBM is acknowledged.

1. J.R. Davis, A.E. Glaccum, K. Reeson, and P.L.F. Hemment, *IEEE Elec. Dev. Lett.* **EDL-7**, 570-572 (1986).
2. J.G. Fossum, R.Sundaresan, and M.Matloubian, *IEEE Elec. Dev. Lett.* **EDL-8**, 544-546 (1987).
3. J-P. Colinge, *IEEE Elec. Dev. Lett.* **EDL-7**, 244-246 (1986).




Fig. 1. Drain voltage and substrate bias dependence of normalized subthreshold slope at 370 K, 295 K, and 86 K.




Fig 2. Valence band diagrams of a fully-depleted SOI MOSFET in subthreshold with (a) an accumulated lower interface, and (b) a depleted lower interface.